Lab 02

4-bit ALU

	Ryan Cruz	**Zachary Davis**
Category	ryan.cruz25@uga.edu	zachdav@uga.edu

Pre-lab	50	50
In-lab Module & Testbench Design	50	50
In-lab Testbench Sim. & Analysis	50	50
In-lab FPGA Synthesis & Analysis	50	50
Lab Report Writing	50	50

January 20, 2018

Contents

1 Lab Purpose

The purpose of this lab is to create a 4-bit ALU in Xilinx using the schematic method in Xilinx. This will be our first full project that involves creating multiple schematic modules that will eventually be used to create a top module that can be implemented on the board as well.

2 Implementation Details

3 Experimental Results

4 Significance

5 Comments/Suggestions