

# Lab 05

## Assembling the Processor

Category	Ryan Cruz ryan.cruz25@uga.edu	Zachary Davis zachdav@uga.edu
Pre-lab	50	50
In-lab Module & Testbench Design	50	50
In-lab Testbench Sim. & Analysis	50	50
In-lab FPGA Synthesis & Analysis	50	50
Lab Report Writing	50	50

February 15, 2018

# Contents

<b>1</b>	<b>Lab Purpose</b>	<b>3</b>
<b>2</b>	<b>Implementation Details</b>	<b>3</b>
2.1	Prelab . . . . .	3
2.2	Circuit Implementation in Schematic Editor . . . . .	4
2.3	Simulation . . . . .	5
<b>3</b>	<b>Experimental Results</b>	<b>10</b>
<b>4</b>	<b>Significance</b>	<b>12</b>
<b>5</b>	<b>Comments/Suggestions</b>	<b>12</b>

# 1 Lab Purpose

---

Entering this lab, we now have all of the components to complete the design of the Toy Processor. The two main modules that have resulted from our previous labs are the datapath and the controller. In this lab, we will connect those two components and then test its behavior with a simple program by encoding certain instructions and executing them in a test fixture to view data inputs and their respective outputs.

## 2 Implementation Details

---

### 2.1 Prelab

① Binary 8-bit code for each instruction.		
Name	b <sub>10</sub>	b <sub>3</sub>
ADD	1	00000001
SUB	2	00000100
CLR	4	00000100
BNZ	8	00001000
STR	16	00010000

② Memory address of each given instruction.		
Sudo - Code	8-bit Binary Code	
Hard Reset	—	—
Soft + Reset	—	—
ADD	00000001	
170	10101010	
CLR	00000100	
ADD	00000001	
254	11111110	
SUB	00000010	
1	00000001	
STORE	00010000	
355	11111111	
CLR	00000100	
BNZ	00001000	
354	11111110	

Figure 1: The Binary 8-bit code for each instruction, as well as the memory addresses for each given instruction.

## 2.2 Circuit Implementation in Schematic Editor




Figure 2: Controller and Datapath components from previous labs connected here in toy.sch.

## 2.3 Simulation

```
//toy_tb.v
'timescale 1ns/1ps

module toy_tbw_tb_0;

    reg CLK = 1'b0;
    reg [7:0] D_IN = 8'b00000000;
    reg RESET = 1'b1;

    wire [7:0] ADDR;
    wire [7:0] D_OUT;
    wire MEM_EN;
    wire RORW;
    wire S0;
    wire S1;
    wire S2;
    wire S3;
    wire S4;
    wire S5;

    initial // Clock process for CLK
        begin
            forever
                begin
                    CLK = 1'b0;
                    #50;
                    CLK = 1'b1;
                    #50;
                end
        end

    toy_sch UUT (
        .CLK(CLK),
        .D_IN(D_IN),
        .RESET(RESET),
        .ADDR(ADDR),
        .D_OUT(D_OUT),
        .MEM_EN(MEM_EN),
        .RORW(RORW),
        .S0(S0),
        .S1(S1),
        .S2(S2),
        .S3(S3),
        .S4(S4),
        .S5(S5));

```

```
initial
begin
    // ----- Current Time: 135ns
    #135;
    RESET = 1'b0;
    // -----

    // ----- Current Time: 235ns
    #100;
    D_IN = 8'b00000001;
    // -----

    // ----- Current Time: 335ns
    #100;
    D_IN = 8'b00000000;
    // -----

    // ----- Current Time: 435ns
    #100;
    D_IN = 8'b10101010;
    // -----

    // ----- Current Time: 535ns
    #100;
    D_IN = 8'b00000000;
    // -----

    // ----- Current Time: 735ns
    #200;
    D_IN = 8'b00000100;
    // -----

    // ----- Current Time: 835ns
    #100;
    D_IN = 8'b00000000;
    // -----

    // ----- Current Time: 1035ns
    #200;
    D_IN = 8'b00000001;
    // -----

    // ----- Current Time: 1135ns
    #100;
    D_IN = 8'b00000000;
    // -----
```

```
// ----- Current Time: 1235ns
#100;
D_IN = 8'b11111110;
// -----

// ----- Current Time: 1335ns
#100;
D_IN = 8'b00000000;
// -----

// ----- Current Time: 1535ns
#200;
D_IN = 8'b00000010;
// -----

// ----- Current Time: 1635ns
#100;
D_IN = 8'b00000000;
// -----

// ----- Current Time: 1735ns
#100;
D_IN = 8'b00000011;/////*********
// -----

// ----- Current Time: 1835ns
#100;
D_IN = 8'b00000000;
// -----

// ----- Current Time: 2035ns
#200;
D_IN = 8'b00010000;
// -----

// ----- Current Time: 2135ns
#100;
D_IN = 8'b00000000;
// -----

// ----- Current Time: 2235ns
#100;
D_IN = 8'b11111111;
// -----

// ----- Current Time: 2335ns
#100;
```

```
D_IN = 8'b00000000;  
// -----  
  
// ----- Current Time: 2535ns  
#200;  
D_IN = 8'b00000100;  
// -----  
  
// ----- Current Time: 2635ns  
#100;  
D_IN = 8'b00000000;  
// -----  
  
// ----- Current Time: 2835ns  
#200;  
D_IN = 8'b00001000;  
// -----  
  
// ----- Current Time: 2935ns  
#100;  
D_IN = 8'b00000000;  
// -----  
  
// ----- Current Time: 3035ns  
#100;  
D_IN = 8'b11001100;  
// -----  
  
// ----- Current Time: 3135ns  
#100;  
D_IN = 8'b00000000;  
// -----  
  
// ----- Current Time: 3335ns  
#200;  
D_IN = 8'b00000001;  
// -----  
  
// ----- Current Time: 3435ns  
#100;  
D_IN = 8'b00000000;  
// -----  
  
// ----- Current Time: 3535ns  
#100;  
D_IN = 8'b00001111;  
// -----
```

```

// ----- Current Time: 3635ns
#100;
D_IN = 8'b00000000;
// -----

// ----- Current Time: 3835ns
#200;
D_IN = 8'b00001000;
// -----

// ----- Current Time: 3935ns
#100;
D_IN = 8'b00000000;
// -----

// ----- Current Time: 4035ns
#100;
D_IN = 8'b11111110;
// -----

// ----- Current Time: 4135ns
#100;
D_IN = 8'b00000000;
// -----


end
endmodule

```

Test bench runs through every given instruction by just changing values of D\_IN in binary and adding waits for visibility convenience. Refer to the Experimental Results section to view the waveform results of this testbench.

### 3 Experimental Results


---



This segment shows a reset followed by adding 170 and clearing.



This segment shows adding 254 and then subtracting 3 leaving 251 which can be seen at the beginning of the next segment.



This segment begins with a store of the answer previous to the address 255. Then a clear and we branch if not zero to 11001100 which can be seen in the next segment.



Finally we clear add 15 and branch if not zero to 11001100.

## **4 Significance**

---

With the toy processor now built we can now execute very simple programs including tasks like add, subtract, clear, branch if not zero, and store. To improve its use, we can implement more features like ROM and RAM paths in order to execute more complex programs, and bring the whole implementation to the board.

## **5 Comments/Suggestions**

---

N.A.