${\rm Lab}~04$  Designing the Controller of the CPU

	Ryan Cruz	Zachary Davis
Category	ryan.cruz25@uga.edu	zachdav@uga.edu
Pre-lab	50	50
In-lab Module & Testbench Design	50	50
In-lab Testbench Sim. & Analysis	50	50
In-lab FPGA Synthesis & Analysis	50	50
Lab Report Writing	50	50

February 8, 2018

### Contents

1	Lab Purpose	3
2	Implementation Details	3
	2.1 Part 1	3
	2.2 Part 2	4
	2.3 Part 3	5
3	Experimental Results	5
4	Significance	6
5	Comments/Suggestions	6

### 1 Lab Purpose


## 2 Implementation Details

#### 2.1 Part 1

//control.v

#### 2.2 Part 2

#### 2.3 Part 3



//controller\_tb.v

# 3 Experimental Results




Figure 1:



Figure 2:

## 4 Significance

# 5 Comments/Suggestions