

# Lab 06

## Adding Memory and Bootstrapping Circuit

Category	Ryan Cruz ryan.cruz25@uga.edu	Zachary Davis zachdav@uga.edu
Pre-lab	40	60
In-lab Module & Testbench Design	50	50
In-lab Testbench Sim. & Analysis	50	50
In-lab FPGA Synthesis & Analysis	50	50
Lab Report Writing	60	40

March 1, 2018

# Contents

<b>1</b>	<b>Lab Purpose</b>	<b>3</b>
<b>2</b>	<b>Implementation Details</b>	<b>3</b>
2.1	Prelab . . . . .	3
2.2	Part 1 - Include ROM . . . . .	4
2.3	Part 2 - RAM . . . . .	6
2.4	Part 3 - Memory Bootstrapping . . . . .	7
2.5	Part 4 - Integration . . . . .	8
<b>3</b>	<b>Experimental Results</b>	<b>10</b>
<b>4</b>	<b>Significance</b>	<b>12</b>
<b>5</b>	<b>Comments/Suggestions</b>	<b>12</b>

# 1 Lab Purpose

Entering this lab, we now have the Toy Processor complete with the ability to run simple programs that do not need memory. As the next logical step, we will add Random Access Memory and Read Only Memory for the processor. With this added, we can finally put this on the FPGA board and load any simple program.

## 2 Implementation Details

### 2.1 Prelab




Figure 1: Memory Bootstrapping circuit to copy the entire contents of the ROM array into the RAM array.




Figure 2: Modification of the controller so that we do not transition from S0 to S1 before the memory bootstrapping is complete.

## 2.2 Part 1 - Include ROM

The ROM array was given to us as a schematic of ROM32X1 modules. Below is a testbench to make sure it is operating correctly. We also initialized the first row of modules with the following values:

00000912
00000910
00000912
00000990
00000D12
00000B14
00000932
00000149

```
//ROM Testbench
'timescale 1ns / 1ps

module ROM_array_ROM_array_sch_tb();


// Inputs
reg [7:0] ADDR = 8'b00000000;

// Output
wire [7:0] DATA_OUT;

// Bidirs

// Instantiate the UUT
ROM_array UUT (
    .ADDR(ADDR),
    .DATA_OUT(DATA_OUT)
);
// Initialize Inputs
initial begin
    #400;
    ADDR = 8'b00100000;
    #100;
    ADDR = 8'b00000001;
end
endmodule
```

The test bench simply executes one address change to show that it is working properly. Refer to the Experimental Results section to view the waveform results of this testbench.



## 2.3 Part 2 - RAM

The ROM array was given to us as a schematic as well. Below is a testbench to make sure it is operating correctly.

```
//RAM_array_tb.v
'timescale 1ns/1ps
module RAM_array_tb;


reg [7:0] ADDR = 8'b00000000;
reg CLK = 1'b0;
reg [7:0] DATA_IN = 8'b00000000;
reg WE = 1'b0;
wire [0:7] DATA_OUT1;

initial // Clock process for CLK
begin
    forever
        begin
            CLK = 1'b0;
            #100;
            CLK = 1'b1;
            #100;
        end
    end
RAM_array UUT (
    .ADDR(ADDR), .CLK(CLK), .DATA_IN(DATA_IN), .WE(WE), .DATA_OUT1(DATA_OUT1));

initial begin
#85;
DATA_IN = 8'b11111111;
#200;
WE = 1'b1;
ADDR = 8'b00010000;
#600;
WE = 1'b0;
#200;
ADDR = 8'b00100000;
#600;
ADDR = 8'b00010000;

end
endmodule
```

This test bench is similar to the ROM one in purpose, simply executing a write to make sure it works. Refer to the Experimental Results section to view the waveform results of this testbench.



## 2.4 Part 3 - Memory Bootstrapping

The design was shown in the prelab, and below is the final schematic we made.




Figure 3: Memory Bootstrapping Schematic.




Figure 4: Toy Processor Overall Schematic.

## 2.5 Part 4 - Integration

```
'timescale 1ns / 1ps

module toyProcessor_overall_toyProcessor_overall_sch_tb();

// Inputs
reg CLK;
reg RESET;

// Output
wire [7:0] D_IN;
wire [7:0] D_OUT;
wire [7:0] ADDR;
wire RW;
wire S0;
wire S1;
wire S2;
wire S3;
wire S4;
wire S5;
wire MEM_EN;
wire OVERFLOW;

// Instantiate the UUT
toyProcessor_overall UUT (
    .D_OUT(D_OUT),
    .CLK(CLK),
```

```


        .RESET(RESET),
        .ADDR(ADDR),
        .RW(RW),
        .S1(S1),
        .S2(S2),
        .S3(S3),
        .S4(S4),
        .S5(S5),
        .MEM_EN(MEM_EN),
        .D_IN(D_IN),
        .S0(S0),
        .OVERFLOW(OVERFLOW)
    );
// Initialize Inputs
initial
begin forever
begin
    CLK = 1'b0;
    #50;
    CLK = 1'b1;
    #50;
end
end

initial
begin
    RESET = 1;
    #300
    RESET = 0;
end
endmodule


```

### 3 Experimental Results


---



This is our ROM testbench and using the chart above in the ROM section you can match the addresses with the output given.



This is our RAM testbench and you can again see and verify what is stored in the tested address as well as see us write something to RAM. It is worth noting that nothing is actually written until WE goes high.



This is the testbench of our Toy\_Overall\_Processor. We wrote the original program from Lab 5 into ROM and you can see that being written to RAM and that the program does not begin running until all of ROM is written to RAM. After that you can see the state changes occurring as they did in the last lab and the program runs as it did in the last lab as well now it is just coming from RAM.

## **4 Significance**

---

With memory added, we have much more flexibility with what we can input to the Toy Processor. Also, it is

## **5 Comments/Suggestions**

---

N.A.