${\rm Lab}~04$ Designing the Controller of the CPU

	Ryan Cruz	Zachary Davis
Category	ryan.cruz25@uga.edu	zachdav@uga.edu
Pre-lab	50	50
In-lab Module & Testbench Design	50	50
In-lab Testbench Sim. & Analysis	50	50
In-lab FPGA Synthesis & Analysis	50	50
Lab Report Writing	50	50

February 8, 2018

Contents

1	Lab Purpose	3					
2	Implementation Details	3					
	2.1 Part 1	3					
	2.2 Part 2	7					
	2.3 Part 3	7					
3 Experimental Results							
4	Significance	11					
5	Comments/Suggestions	11					

1 Lab Purpose

2 Implementation Details

2.1 Part 1

Prelab .




Figure 1: FSM for the controller of the CPU

		100		Y 35 / 5									
Transition	LD_D	CL_D	LD_IR	CL_IR	LD_AC	CL_AC	ADD/SUB	R/W	MEM_EN	D/PC	LD_PC	PC_CNT	CL_PC
Any> S0	0	1	0	1	0	1	0	0	0	0	0	0	1
S0> S1	0	0	0	0	0	0	0	0	1	1	0	0	0
S1> S2	0	0	1	0	0	0	0	0	0	1	0	1	0
S2> S5	0	0	0	0	0	1	0	0	0	1	0	0	0
S2> S3	0	0	0	0	0	0	0	0	1	1	0	0	0
S3> S4	1	0	0	0	0	0	0	0	0	1	0	0	0
S4> S5 Add	0	0	0	0	1 - 1	0	0	0	0	1	0	1	0
S4> S5 Sub	0	0	0	0	1	0	1	0	0	1	0	1	0
S4> S5 Store	0	0	- 0	0	0	0	0	1	1	0	0	1	0
S4> S5 BNZ (Z=1)	0	0	0	0	0	0	0	0	0	0	1	0	0
S4> S5 BNZ (Z=0)	0	0	0	0	0	0	0	0	0	0	0	1	0
S5> S1	0	0	0	0	0	0	0	0	01	1	08	0	0

Figure 2: Control Signals

```
LD-D=S<sub>3</sub>

CL-D=RST

LD-IR=S<sub>1</sub>

CL-IR=RST

LD-A(=S<sub>4</sub> · (ADD + SUB)

ADDORSUB=S<sub>4</sub> · SUB

R|W = S<sub>4</sub> · STORE

D|PC=[RST + S<sub>4</sub> · (BNZ + STORE)]'

LD_PC=S<sub>4</sub> · BNZ · ZERO

PC-(WT=S<sub>1</sub> + S<sub>4</sub> · [(APD + SUB) + BNZ · ZERO' + STORE]

CL-PC= RST

MEM_ENC=S<sub>1</sub>+S<sub>2</sub> · STORE
```

Figure 3: Boolean Equations for figure 2. control signals


```
//control.v
'timescale 1s/1s
module control(CLK,CLR,RESET,S0,S1,S2,S3,S4,S5);
        input CLK;
        input CLR,RESET;
        output S0,S1,S2,S3,S4,S5;
        reg
                     S0, next_S0,
                          S1, next_S1,
                          S2, next_S2,
                          S3,next_S3,
                          S4, next_S4,
                          S5, next_S5;
                     STATEO, next_STATEO,
        reg
                          STATE1, next_STATE1,
                          STATE2, next_STATE2,
                          STATE3, next_STATE3,
                          STATE4, next_STATE4,
                          STATE5, next_STATE5;
```

```
always @(posedge CLK)
        begin
                STATEO = next_STATEO;
                STATE1 = next_STATE1;
                STATE2 = next_STATE2;
                STATE3 = next_STATE3;
                STATE4 = next_STATE4;
                STATE5 = next_STATE5;
                S0 = next_S0;
                S1 = next_S1;
                S2 = next_S2;
                S3 = next_S3;
                S4 = next_S4;
                S5 = next_S5;
        end
always @ (CLR or RESET or STATEO or STATE1 or STATE2 or STATE3
 or STATE4 or STATE5)
        begin
                if ( RESET )
                        next_STATE0=1;
                else
                        next_STATE0=0;
                if ( "RESET & STATEO | "RESET & STATE5 )
                        next_STATE1=1;
                else
                        next_STATE1=0;
                if ( "RESET & STATE1 )
                        next_STATE2=1;
                else
                        next_STATE2=0;
                if ( "RESET & "CLR & STATE2 )
                        next_STATE3=1;
                else
                        next_STATE3=0;
                if ( ~RESET & STATE3 )
                        next_STATE4=1;
                else
                        next_STATE4=0;
                if ( "RESET & CLR & STATE2 | "RESET & STATE4 )
                        next_STATE5=1;
```

```
else
                                next_STATE5=0;
                        if ( RESET )
                                next_S0=1;
                        else
                                next_S0=0;
                        if ( "RESET & STATEO | "RESET & STATE5 )
                                next_S1=1;
                        else
                                next_S1=0;
                        if ( ~RESET & STATE1 )
                                next_S2=1;
                        else
                                next_S2=0;
                        if ( "RESET & "CLR & STATE2 )
                                next_S3=1;
                        else
                                next_S3=0;
                        if ( ~RESET & STATE3 )
                                next_S4=1;
                        else
                                next_S4=0;
                        if ( "RESET & CLR & STATE2 | "RESET & STATE4 )
                                next_S5=1;
                        else
                                next_S5=0;
        end
endmodule
```

2.2 Part 2

2.3 Part 3



```
//controller_tb.v
'timescale 1ns/1ps

module controller_tbw_tb_0;

reg ADD = 1'b0;
 reg BNZ = 1'b0;
 reg CLK = 1'b0;
 reg CLR = 1'b0;
 reg RESET = 1'b0;
 reg STORE = 1'b0;
 reg SUB = 1'b0;
 reg ZERO = 1'b0;
 wire ADDSUB;
 wire CL;
 wire CL_AC;
 wire DORPC;
```

```
wire LD_AC;
wire LD_D;
wire LD_IR;
wire LD_PC;
wire MEM_EN;
wire PC_CNT;
wire RORW;
wire S0;
wire S1;
wire S2;
wire S3;
wire S4;
wire S5;
initial // Clock process for CLK
        begin
                forever
                begin
                         CLK = 1'b0;
                         #100;
                         CLK = 1'b1;
                         #100;
                end
        end
controller_sch UUT(
        .ADD(ADD),
        .BNZ(BNZ),
        .CLK(CLK),
        .CLR(CLR),
        .RESET(RESET),
        .STORE(STORE),
        .SUB(SUB),
        .ZERO(ZERO),
        .ADDSUB(ADDSUB),
        .CL(CL),
        .CL_AC(CL_AC),
        .DORPC(DORPC),
        .LD_AC(LD_AC),
        .LD_D(LD_D),
        .LD_IR(LD_IR),
        .LD_PC(LD_PC),
        .MEM_EN(MEM_EN),
        .PC_CNT(PC_CNT),
        .RORW(RORW),
        .SO(SO),
        .S1(S1),
```

```
.S2(S2),
     .S3(S3),
     .S4(S4),
     .S5(S5));
initial
     begin
          // ----- Current Time: 85ns
          #85;
          RESET = 1'b1;
          // -----
          // ----- Current Time: 285ns
          #200;
          RESET = 1'b0;
          // -----
          // ----- Current Time: 485ns
          #200;
          CLR = 1'b1;
          // -----
          // ----- Current Time: 1085ns
          #600;
          ADD = 1'b1;
          CLR = 1'b0;
          // -----
          // ----- Current Time: 2085ns
          #1000;
          ADD = 1'b0;
          SUB = 1'b1;
          // -----
          // ----- Current Time: 3085ns
          #1000;
          STORE = 1'b1;
          SUB = 1'b0;
          // -----
          // ----- Current Time: 4085ns
          #1000;
          BNZ = 1'b1;
          STORE = 1'b0;
          // -----
          // ----- Current Time: 5085ns
```

3 Experimental Results




Figure 4:




Figure 5:

4 Significance

5 Comments/Suggestions