${\rm Lab}\ 07$  Toy Processor with Memory on the Basys2 Board

	Ryan Cruz	Zachary Davis
Category	ryan.cruz25@uga.edu	zachdav@uga.edu
Pre-lab	50	50
In-lab Module & Testbench Design	50	50
In-lab Testbench Sim. & Analysis	50	50
In-lab FPGA Synthesis & Analysis	50	50
Lab Report Writing	50	50

March 28, 2018

## Contents

1	Lab Purpose	3
2	Implementation Details	3
	2.1 Part 1 - Clock and Bypass Circuits	3
	2.2 Part 2 - Programming the Basys2 Board	7
3	Experimental Results	10
4	Significance	11
5	Comments/Suggestions	11

#### 1 Lab Purpose

With the design of the toy processor complete, we can now implement it physically. With some tweaks to make it compatible, we can put it on the Basys2 board and load some simple programs onto it.

### 2 Implementation Details

#### 2.1 Part 1 - Clock and Bypass Circuits

#### Clock

The clock for the processor, when implemented on the board, will be provided by the board. This clock is too fast for human reading, so we will generate a push button clock and step through each operation.




Figure 1: Design of the clock signal created in Xilinx. (Designed on paper but just turned in a print out of this for prelab)

```
CLK = 1'b1;
                                  #100;
                         end
                 end
        clk_signal_sch UUT (
                 .CLK(CLK),
                 .PUSH(PUSH),
                 .SIG(SIG));
        initial
                 begin
                         #285;
                         PUSH = 1'b1;
                         #200;
                         PUSH = 1'b0;
                         #400;
                         PUSH = 1'b1;
                         #600;
                         PUSH = 1'b0;
                 end
endmodule
```

The test bench simply simulates button presses, and covers the test case of a holding the button as well. Results of the waveform are shown in the Expirimental Results section.

#### **Bypass**

To avoid having to press the button 256 times to transition states, we designed a bypass so that the clock is automatic.




Figure 2: Design of the bypass clock signal created in Xilinx. (Designed on paper but just turned in a print out of this for prelab)

```
'timescale 1ns/1ps
module BypassClk_tb;
      reg CLK = 1'b0;
      reg OVERFLOW = 1'b0;
      reg PUSH = 1'b0;
      reg RESET = 1'b0;
      wire Signalout;
      initial // Clock process for CLK
             begin
                    forever
                    begin
                          CLK = 1'b0;
                          #50;
                          CLK = 1'b1;
                          #50;
                    end
             end
      BypassClk UUT (
             .CLK(CLK),
             .OVERFLOW(OVERFLOW),
             .PUSH(PUSH),
             .RESET(RESET),
             .Signalout(Signalout));
      initial
             begin
                    // ----- Current Time: 140ns
                    #140;
                    RESET = 1'b1;
                    // -----
                    // ----- Current Time: 340ns
                    #200;
                    RESET = 1'b0;
                    // -----
                    // ----- Current Time: 440ns
                    #100;
                    PUSH = 1'b1;
                    // -----
                    // ----- Current Time: 640ns
```

```
#200;
              PUSH = 1'b0;
               // -----
              // ----- Current Time: 740ns
              #100;
              PUSH = 1'b1;
               // -----
              // ----- Current Time: 840ns
              #100;
              PUSH = 1'b0;
               // -----
              // ----- Current Time: 940ns
              #100;
              OVERFLOW = 1'b1;
               // -----
              // ----- Current Time: 1040ns
              #100;
              OVERFLOW = 1'bO;
               // -----
              // ----- Current Time: 2140ns
              #200;
              PUSH = 1'b1;
               // -----
              // ----- Current Time: 2340ns
              #200;
              PUSH = 1'b0;
              #100;
              PUSH = 1'b1;
              #100;
              PUSH = 1'b0;
               // -----
          end
endmodule
```

### 2.2 Part 2 - Programming the Basys2 Board

To make the processor compatible with the board and for it to be testable, we must program the seven segment display, similar to how we have done in previous labs. It will display the instructions, as well as the accumulator.




Figure 3: Modifications to the ToyProcessorOverall schematic to add the seven segment displays.

With the board ready for programs, we can now enter machinecode into ROM and actually see its output on the seven segment display. We will design two programs, with the 2nd testing all of the capabilities of our ToyProcessor.

The first program that we will load onto the board simply sums the numbers from 1-9 using the ADD instruction and then stores that sum. This program is not self-modifying, does not loop, and is linear – it ends after the first run.

First Serial Addition Program

rirst Se	First Serial Addition Program		
Address	Instruction	Description	
0	100	CLR	
1	1	ADD	
2	1	1	
3	1	ADD	
4	10	2	
5	1	ADD	
6	11	3	
7	1	ADD	
8	100	4	
9	1	ADD	
10	101	5	
11	1	ADD	
12	110	6	
13	1	ADD	
14	111	7	
15	1	ADD	
16	1000	8	
17	1	ADD	
18	1001	9	
19	10000	STORE	
20	45	45	

#### Second Serial Addition Program

Second Serial Addition 1 rogram				
Address	Instruction	Description		
0	100	CLR		
1	1	ADD		
2	1010	10		
3	10	SUB		
4	1	1		
5	10000	STORE		
6	10	2		
7	1000	BNZ		
8	10010	18		
9	1	ADD		
10	0	0		
11	10000	STORE		
12	1010	10		
13	10000	STORE		
14	1100100	100		
15	100	CLR		
16	1000	BNZ		
17	1	1		

# 3 Experimental Results

## 4 Significance

With memory added, we have much more flexibility with what we can input to the Toy Processor. Also, it is

# 5 Comments/Suggestions

N.A.