Daric datasheet

Revision	0.1
Status	Draft
Function	CROSSBAR, Inc.
Path and Filename	Daric_datasheet_customer.doc
File Type	Microsoft Word

COPYRIGHT © 2026 CROSSBAR, INC.

Contents

1 Features 6

2 Description 7

3 Block Diagram 9

4 Power Scheme 10

4.1 Power Diagram 10

4.2 Power supply schemes 11

4.3 Power supply supervisor 11

4.4 Power Up/Down Sequence 11

5 Pinouts and Pin Description 12

5.1 VFBGA ballout top view 12

5.2 Pin Description 13

5.2.1 Pin Table 13

5.3 GPIO main features 21

5.4 GPIO Alternative Function 21

6 Electrical Characteristics 24

6.1 Absolute maximum ratings 24

6.1.1 Electrostatic discharge (ESD) 24

6.1.2 Static latch-up 24

6.1.3 Thermal Characteristics 24

6.2 Operation Conditions 26

6.2.1 General Operating conditions 26

6.3 I/O Port Characteristics 26

6.3.1 DC Specifications 26

6.3.2 AC Specifications 28

6.4 Communication Interface 33

6.4.1 SPI – Master Mode 33

6.4.2 SPI – Slave Mode 34

6.4.3 QSPI 35

6.4.4 Camera Interface 36

6.4.5 SDIO 37

COPYRIGHT © 2026 CROSSBAR, INC.

6.4.6 I2C Interface 38
6.4.7 UART Interface 38
6.4.8 USB 39
6.4.9 Keypad 41

7 Package characteristics 42
7.1 VFBGA package information 42
7.2 Thermal characteristics for VFBGA 8x8mm 45
7.2.1 Purpose 45
7.2.2 Simulation conditions 45
7.2.3 Result summary 45
7.2.4 Terminology 45

8 Revision history 47

COPYRIGHT © 2026 CROSSBAR, INC.

List of Tables

Table 6-1 ESD absolute maximum ratings 24
Table 6-2 Electrical sensitivities 24
Table 6-3 Thermal characteristics 24
Table 6-4 Operation Conditions 26
Table 6-5 I/O Operation conditions 26
Table 6-6 DC Parameters, 3.3v I/O 26
Table 6-7 DC Parameters, 2.5v I/O 27
Table 6-8 DC Parameters, 1.8v I/O 27
Table 6-9 AC input target parameters for fail-safe, 3.3V I/O 28
Table 6-10 Output parameters, 3.3V I/O 29
Table 6-11 Output parameters, 1.8V I/O 31
Table 6-12 Output cell maximum delay 32
Table 6-13 SPI timing characteristics - master mode 33
Table 6-14 SPI timing characteristics - slave mode 34
Table 6-15QSPI timing characteristics 35
Table 6-16 Camera Interface Timing Characteristics 36
Table 6-17 SDIO Timing Characteristics 37
Table 6-18 I2C timing Characteristics 38
Table 7-1 VFBGA package mechanical data 44
Table 7-2 Thermal simulation results* 45
Table 8-1 Document revision history 47

COPYRIGHT © 2026 CROSSBAR, INC.

List of Figures

Figure 3-1 Block diagram....9
Figure 4-1 Power diagram....10
Figure 4-2 Power Up/Down Sequence....11
Figure 5-1 VFBGA ballout top view - 1....12
Figure 5-2 VFBGA ballout top view - 2....13
Figure 6-1 SPI timing diagram - master mode....33
Figure 6-2 SPI timing diagram - slave mode....34
Figure 6-3 QSPI timing diagram....35
Figure 6-4 Camera interface timing diagram....36
Figure 6-5 SDIO timing diagram....37
Figure 7-1 VFQFPN36 - 188-ball, 8x8 mm, 0.5 mm pitch very thin profile fine pitch ball grid array package top view....42
Figure 7-2 VFQFPN36 - 188-ball, 8x8 mm, 0.5 mm pitch very thin profile fine pitch ball grid array package side view....42
Figure 7-3 VFQFPN36 - 188-ball, 8x8 mm, 0.5 mm pitch very thin profile fine pitch ball grid array package bottom view....43

COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

Daric Security MCU

ARM M7 MCU and integrated Secure Element
TSMC 22nm ULL Process Node

Data Sheet – Advanced Information

1 Features

- **Powerful ARM M7 CPU**
  - 800MHz CPU/400MHz AXI
  - FPU, double precision
  - MPU, 16 entries
  - Icache 16kB, Dcache 16kB
  - iTCM 256kB, dTCM 64kB
- RISC-V CPU
  - 400MHz CPU
  - MMU
  - Icache 16kB, Dcache 16kB
- **Large high-speed memory system**
  - 4MByte embedded NVM
  - RRAM robust against physical attack, aging, & environment
  - 2MByte main SRAM
  - Separate buffer RAM for I/O
  - 2x QSPI for off-chip memory
- **Flexible I/O set**
  - I2S, I2C
  - Q/SPIM, SPIS
  - Camera IF
  - SD Host
  - UART
  - USB2.0
  - QSPI Flash controller
  - Aux ADC/PWM DAC
  - GPIO/GPINT
- **Embedded Cryptographic Engine**
  - Isolated from CPU bus
  - Asymmetric cryptography
    - ECDSA, Schnorr, EdDSA and ECDH (secp256k1, P-256/384, ed25519, Curve25519)
    - RSA, up to 8192 bit
  - Symmetric cryptography
    - AES
  - Homomorphic Encryption
    - Paillier cryptosystem
  - Hashes
    - SHA2, SHA3/Keccak, RIPEMD160, BLAKE2/3
  - Authentication codes
    - HMAC 256/512
- High Speed **TRNG**
- **Monotonic counters**
- **Logical security**
  - Boot / lifecycle protection
  - Test mode sealing / debug mode sealing
  - Crypto engine isolated from CPU
  - Detailed memory protection/privilege
- **Physical Countermeasures**
  - Active mesh
  - Glue cell network
  - Voltage glitch detection
  - Chip decap sensing
  - Thermal attack
  - Memory fault detection
  - False injection detection
  - Side channel protection, clock jitter, power balancing
  - Redundant key registers
  - Puzzle routing
  - Secret zeroization
- **Integrated PMU**
  - Operation from single supply
- **Software Development Kit**
- **Optional packages**
  - 188BGA 8mm X 8mm for MCU+SE function
  - 71 Ball WLCSP for limited function
  - KGD
- **Operational temperature**
  - -20C to 85C ambient

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2 Description

Daric is a novel integrated general purpose Microcontroller Unit (MCU) and Secure Element (SE), all under a common umbrella of logical countermeasures (LCMs) and physical countermeasures (PCMs). The entire chip has the physical security of a typical SE, but unlike standalone SE chips, also has the computing power of a powerful general purpose MCU. By using novel RRAM and 22nm ULL technology, speed, power, memory size, and security are all markedly enhanced. Key Features include:

Integrated MCU and SE

- Integrating both functions on a single die reduces cost, power, and area, and enhances security.
- Shielded MCU can secure important functions outside of SE, such as user display and input, which otherwise are typically executed in a general purpose MCU outside of the shield of PCMs.
- Most advanced MCU in M-series (M7) with advanced features such as cache, TCM, floating point unit, AXI bus fabric.
- Alternate boot mode into RiscV system with MMU (separate SKU option).

Code and NV data are stored in Resistive RAM, with many advantages over legacy floating gate flash.

- Not readable by simple physical attack such as passive voltage contrast or electron microscopy.
- Long retention (does not leak charge continuously).
- Robust against magnetic fields and high energy particles.
- High memory density enabling larger code/data space than comparable MCUs.
- Integrated with small 22nm ULL process (which floating gate cannot be).

The advanced 22nm ULL process has many advantages in the context of secure MCU:

- Low cost, power, size
- High speed operation (800MHz)
- Higher memory sizes due to high NVM and SRAM density
- Small feature size is naturally more resistant to physical attack, FIB, probe, and inspection.

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

- Countermeasures are also more effective due to high feature density and lower emissions.

Advanced Cryptographic Architecture

- Support for modern curves and functions with known performance and security advantages
- High throughput and low latency
- Atomic functions may be chained together directly in SE
    - Has the system isolation and simplicity of a direct hardware SE
- Alternately, the MCU may access atomic functions
    - Thus, entire chip, including MCU, may be used as a flexible, physically shielded, “super SE” for cryptographic innovation

Open Development

- Supported with devkit and open development tools
- Open source strategy unlike typical banking/payment SE’s

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

3 Block Diagram

Figure 3-1 Block diagram



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

4 Power Scheme

4.1 Power Diagram

Figure 4-1 Power diagram



Notes:
1. ADCAVDD & PLL25VPAD pads are connected to ANA_VDD25 pad through bond wires
2. USBVCCCORE & PLL09VPAD pads are connected to VDD85A pad through bond wires
3. OSC32M for SOC
4. OSC32M for TRNG
5. C(5): Mandatory External Decoupling Capacitor between 2.2uF and 220uF

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

4.2 Power supply schemes

- VDD33PAD = 2.7 to 3.3 V: External power supply for I/Os. Provided externally through VDD33_AOPAD, VDD33_APAD, VDD33_BCPAD, VDD33_DPAD, VDD33_EPAD pins.
- V_{DDRR} = 2.7 to 3.3 V: External power supply for ReRAM analog supply. Provided externally through VDDRR0, VDDRR1pins.
- VDD33 = 2.7 to 3.3 V: External power supply for the internal regulator. Provided externally through V_{DD33} pins.

4.3 Power supply supervisor

The device has an integrated power on reset (POR)/power down reset (PDR) circuitry. It is always active and ensures proper operation starting from/down to 1.6 V based on VDD33. The device remains in reset mode when VDD33 is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

4.4 Power Up/Down Sequence

Figure 4-2 Power Up/Down Sequence



Note:
1. VDD33(I/O)(1): includes VDD33_APAD, VDD33_BCPAD, VDD33_DPAD, VDD33_EPAD, VDD33_AOPAD, VDD33_QFCPAD, VDD33_TESTPAD, VDDRR0, and VDDRR1
2. VDD33(2): includes VDD33, USBVCC33
3. t1 and t3 have to be longer than 1ms
4. t2 is less than 5ms in typical case

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

5 Pinouts and Pin Description

5.1 VFBGA ballout top view

Figure 5-1 VFBGA ballout top view - 1

PAD_JTDO	PE0	PAD_JTRST	VDD33_EPAD		PAD_WMS1	VDDRR0	VDDRR0	VDDRR1	PD14	VDD33_DPAD	PD7	PD8	PD6	PD9
PAD_JTMS	PAD_JTDI		PAD_JTCK	PAD_XRSTN		VSS/DVSS	VSS/DVSS	VDDRR1	PD15	PD12	PD10	PD4	PD3	PD2
PE3	PE2	PE1		PAD_SWDCK	PAD_WMS0	VSS/DVSS	VSS/DVSS	VSS/DVSS	PD11			PD5	PD0	PD1
PE5		PE4	PAD_SWDIO	PAD_DUART	[illegible]		VSS/DVSS	[illegible]	PD13	VDD85D		PC13	PC14	PC15
PE9	PE10	PE7		PE6	VDD85D	ANA_RRTST0	ANA_RRTST1		VSS/DVSS		VSS/DVSS	PC12		PC11
PE13		PE12	PE11	PE8	VDD33_EPAD	VSS/DVSS	VSS/DVSS	VDD85D		PC5		PC9	PC10	PC8
XTAL48M_IN	PE14	PE15	QFC IO_DVSS	VDD33_EPAD	VDD85D	VSS/DVSS	VSS/DVSS	VSS/DVSS		PC3	PC6	VSS/DVSS	PC7	PC4
XTAL48M_OUT		QFC_RSTM0	QFC_RSTS0		VDD85D	VSS/DVSS	VDD85D	VSS/DVSS	VSS/DVSS	VDD33_BCPAD	VDD33_BCPAD	PC2	PC1	PC0
QFC_SIO0	QFC_SIO1	QFC_SIO2	QFC_INT	QFC IO_DVSS	[illegible]	VSS/DVSS	VDD85D	VSS/DVSS		VDD33_BCPAD	PB15	PB12		PB14
QFC_SIO4		QFC_SIO5		[illegible]		[illegible]	VDD33_AOPAD	VSS/DVSS	VSS/DVSS	VSS/DVSS	PB9	PB11	PB13	PB10
QFC_SIO6	QFC_SIO3	QFC IO_DVSS		VDD85D	VSS/DVSS				VDDAO		VDD33_APAD	PB8	PB7	PB6
QFC_SS1		QFC IO_DVSS				VDD33	VDD33	PF0	PF5	VDD33_APAD	PA2	PB5		PB2
QFC_SS0	QFC_SIO7	USBVDD33 (USB)	VSSA	VSSPLL	ANA_VDD25A	VDDAO		PF2	PF6	VDD33_AOPAD	PA1	PB4	PB3	PB0
QFC_SCKN	QFC_QDS	USB0PN	ADCVSS	PLL09VPAD	PAD_AOXRSTN	XTAL32K_IN		PF3		PF8		PA4	PB1	PA7
QFC_SCK	USBVCCCORE	USB0PP	ADCVDD	PLL25V	ANA_PMUTST	XTAL32K_OUT	PF1	PF4	PF7	PF9	PA0	PA3	PA6	PA5

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

Figure 5-2 VFBGA ballout top view - 2

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
A	PAD_JTDO	PE0	PAD_JTRST	VDD33_EPAD		PAD_WMS1	VDDRR0	VDDRR0	VDDRR1	PD14	VDD33_DPAD	PD7	PD8	PD6	PD9	A
B	PAD_JTMS	PAD_JTDI		PAD_JTCK	PAD_XRSTN		VSS/DVSS	VSS/DVSS	VDDRR1	PD15	PD12	PD10	PD4	PD3	PD2	B
C	PE3	PE2	PE1		PAD_SWDCK	PAD_WMS0	VSS/DVSS	VSS/DVSS	VSS/DVSS	PD11			PD5	PD0	PD1	C
D	PE5		PE4	PAD_SWDIO	PAD_DUART	RERAM #3 IP_VDD85A		VSS/DVSS	RERAM #4 IP_VDD85A	PD13	VDD85D		PC13	PC14	PC15	D
E	PE9	PE10	PE7		PE6	VDD85D	ANA_RRTST0	ANA_RRTST1		VSS/DVSS		VSS/DVSS	PC12		PC11	E
F	PE13		PE12	PE11	PE8	VDD33_EPAD	VSS/DVSS	VSS/DVSS	VDD85D		PC5		PC9	PC10	PC8	F
G	XTAL48M_IN	PE14	PE15	QFC IO_DVSS	VDD33_EPAD	VDD85D	VSS/DVSS	VSS/DVSS	VSS/DVSS		PC3	PC6	VSS/DVSS	PC7	PC4	G
H	XTAL48M_OUT		QFC_RSTM0	QFC_RSTS0		VDD85D	VSS/DVSS	VDD85D	VSS/DVSS	VSS/DVSS	VDD33_BCPAD	VDD33_BCPAD	PC2	PC1	PC0	H
J	QFC_SIO0	QFC_SIO1	QFC_SIO2	QFC_INT	QFC IO_DVSS	QFC IO_VDD34_QFCPAD	VSS/DVSS	VDD85D	VSS/DVSS		VDD33_BCPAD	PB15	PB12		PB14	J
K	QFC_SIO4		QFC_SIO5		QFC IO_VDD34_QFCPAD		PMU module_VDD85A	VDD33_AOPAD	VSS/DVSS	VSS/DVSS	VSS/DVSS	PB9	PB11	PB13	PB10	K
L	QFC_SIO6	QFC_SIO3	QFC IO_DVSS		VDD85D	VSS/DVSS				VDDAO		VDD33_APAD	PB8	PB7	PB6	L
M	QFC_SS1		QFC IO_DVSS				VDD33	VDD33	PF0	PF5	VDD33_APAD	PA2	PB5		PB2	M
N	QFC_SS0	QFC_SIO7	USBVDD33 (USB)	VSSA	VSSPLL	ANA_VDD25A	VDDAO		PF2	PF6	VDD33_AOPAD	PA1	PB4	PB3	PB0	N
P	QFC_SCKN	QFC_QDS	USB0PN	ADCVSS	PLL09VPAD	PAD_AOXRSTN	XTAL32K_IN		PF3		PF8		PA4	PB1	PA7	P
R	QFC_SCK	USBVCCCORE	USB0PP	ADCVDD	PLL25V	ANA_PMUTST	XTAL32K_OUT	PF1	PF4	PF7	PF9	PA0	PA3	PA6	PA5	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

5.2 Pin Description

5.2.1 Pin Table

No	Pad name	I/O Type	Description
1	PE0	I/O	PORT E
2	PE1	I/O	PORT E
3	PE2	I/O	PORT E
4	VDD85D	Power	0.85V Supply Output
5	VSS	Ground	Gnd
6	DVSS	Ground	Digital Gnd
7	VDD33_EPAD	Power	Port E supply VDD
8	PE3	I/O	PORT E
9	PE4	I/O	PORT E
10	PE5	I/O	PORT E
11	PE6	I/O	PORT E
12	PE7	I/O	PORT E
13	PE8	I/O	PORT E
14	DVSS	Ground	Digital Gnd
15	VDD33_EPAD	Power	Port E supply VDD
16	PE9	I/O	PORT E
17	PE10	I/O	PORT E

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

18	PE11	I/O	PORT E
19	PE12	I/O	PORT E
20	PE13	I/O	PORT E
21	PE14	I/O	PORT E
22	PE15	I/O	PORT E
23	VDD33_EPAD	Power	Port E supply VDD
24	DVSS	Ground	Digital Gnd
25	VSS	Ground	Gnd
26	VDD85D	Power	0.85V Supply Output
27	XTAL48M_IN	Crystal pad	Clk for usb/core, 48M
28	XTAL48M_OUT	Crystal pad	Clk for usb/core, 48M
29	VDD33_QFCPAD	Power	QFC supply VDD
30	DVSS	Ground	Digital Gnd
31	VSS	Ground	Gnd
32	VDD85D	Power	0.85V Supply Output
33	QFC_RSTS0	I/O	QFC
34	QFC_RSTM0	I/O	QFC
35	QFC_INT	I/O	QFC
36	DVSS	Ground	Digital Gnd
37	VDD33_QFCPAD	Power	QFC supply VDD
38	QFC_SIO0	I/O	QFC
39	QFC_SIO1	I/O	QFC
40	QFC_SIO2	I/O	QFC
41	DVSS	Ground	Digital Gnd
42	VDD33_QFCPAD	Power	QFC supply VDD
43	QFC_SIO3	I/O	QFC
44	QFC_SIO4	I/O	QFC
45	QFC_SIO5	I/O	QFC
46	DVSS	Ground	Digital Gnd
47	VDD33_QFCPAD	Power	QFC supply VDD
48	QFC_SIO6	I/O	QFC

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

49	QFC_SIO7	I/O	QFC
50	QFC_SS1	I/O	QFC
51	QFC_SS0	I/O	QFC
52	DVSS	Ground	Digital Gnd
53	VDD33_QFCPAD	Power	QFC supply VDD
54	QFC_QDS	I/O	QFC
55	QFC_SCKN	I/O	QFC
56	VSS	Ground	Gnd
57	VDD85D	Power	0.85V Supply Output
58	QFC_SCK	I/O	QFC
59	DVSS	Ground	Digital Gnd
60	VDD33_QFCPAD	Power	QFC supply VDD
61	USBVCC33	Power	USB supply VDD 3.3v
62	USB0PN	USB I/O	USB DN
63	USB0PP	USB I/O	USB DP
64	VSSA	Ground	AO domain Gnd
65	USBVCCCORE	Power	USB supply VDD 0.85v
66	ADCAVDD	Power	ADC supply VDD 2.5V
67	ADCAVSS	Ground	ADC Gnd
68	VSSPLL	Ground	PLL Gnd
69	PLL09VPAD	Power	0.9V for PLL
70	PLL25V	Power	2.5V for PLL
71	VSS	Ground	Gnd
72	VDD85A	Power	0.85V A Supply Output
73	ANA_VDD25A	Power	2.5V Supply Output
74	VDD33	Power	Main supply VDD
75	VDD33	Power	Main supply VDD
76	DVSS	Ground	Digital Gnd
77	VDD85A	Power	0.85V A Supply Output
78	VDD85D	Power	0.85V Supply Output
79	VDD85D	Power	0.85V Supply Output

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

80	VDDAO	Power	AO Supply Output
81	ANA_PMUTST	Test Pin	PMU test pin
82	VDD33	Power	Main supply VDD
83	DVSS	Ground	Digital Gnd
84	VSS	Ground	Gnd
85	VDD85A	Power	0.85V A Supply Output
86	VDD33_AOPAD	Power	AO pad supply VDD
87	DVSS	Ground	Digital Gnd
88	XTAL32K_IN	Crystal pad	Clk for ao, 32k
89	XTAL32K_OUT	Crystal pad	Clk for ao, 32k
90	VDDAO	Power	AO Supply Output
91	VSS	Ground	Gnd
92	PAD_AOXRSTn		System Reset & RTC
93	PF0	I/O	PORT F
94	PF1	I/O	PORT F
95	PF2	I/O	PORT F
96	PF3	I/O	PORT F
97	DVSS	Ground	Digital Gnd
98	VDD33_AOPAD	Power	AO PortF supply VDD
99	PF4	I/O	PORT F
100	PF5	I/O	PORT F
101	PF6	I/O	PORT F
102	PF7	I/O	PORT F
103	PF8	I/O	PORT F
104	VDDAO	Power	AO Supply Output
105	VSS	Ground	Gnd
106	PF9	I/O	PORT F
107	DVSS	Ground	Digital Gnd
108	VDD33_AOPAD	Power	AO PortF supply VDD
109	VDD85D	Power	0.85V Supply Output
110	VSS	Ground	Gnd

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

111	PA0	I/O	PORT A
112	DVSS	Ground	Digital Gnd
113	VDD33_APAD	Power	PortA supply VDD
114	PA1	I/O	PORT A
115	PA2	I/O	PORT A
116	PA3	I/O	PORT A
117	DVSS	Ground	Digital Gnd
118	VDD33_APAD	Power	PortA supply VDD
119	PA4	I/O	PORT A
120	PA5	I/O	PORT A
121	PA6	I/O	PORT A
122	VDD33_APAD	Power	PortA supply VDD
123	DVSS	Ground	Digital Gnd
124	PA7	I/O	PORT A
125	VSS	Ground	Gnd
126	VDD85D	Power	0.85V Supply Output
127	PB0	I/O	PORT B
128	PB1	I/O	PORT B
129	VDD85D	Power	0.85V Supply Output
130	VSS	Ground	Gnd
131	DVSS	Ground	Digital Gnd
132	VDD33_BCPAD	Power	PortB/C supply VDD
133	PB2	I/O	PORT B
134	PB3	I/O	PORT B
135	PB4	I/O	PORT B
136	PB5	I/O	PORT B
137	PB6	I/O	PORT B
138	PB7	I/O	PORT B
139	PB8	I/O	PORT B
140	PB9	I/O	PORT B
141	PB10	I/O	PORT B
142	PB11	I/O	PORT B

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

143	DVSS	Ground	Digital Gnd
144	VDD33_BCPAD	Power	PortB/C supply VDD
145	PB12	I/O	PORT B
146	PB13	I/O	PORT B
147	PB14	I/O	PORT B
148	PB15	I/O	PORT B
149	VDD85D	Power	0.85V Supply Output
150	VSS	Ground	Gnd
151	PC0	I/O	PORT C
152	PC1	I/O	PORT C
153	PC2	I/O	PORT C
154	DVSS	Ground	Digital Gnd
155	VDD33_BCPAD	Power	PortB/C supply VDD
156	PC3	I/O	PORT C
157	PC4	I/O	PORT C
158	PC5	I/O	PORT C
159	PC6	I/O	PORT C
160	VDD85D	Power	0.85V Supply Output
161	VSS	Ground	Gnd
162	PC7	I/O	PORT C
163	PC8	I/O	PORT C
164	DVSS	Ground	Digital Gnd
165	VDD33_BCPAD	Power	PortB/C supply VDD
166	PC9	I/O	PORT C
167	PC10	I/O	PORT C
168	PC11	I/O	PORT C
169	PC12	I/O	PORT C
170	PC13	I/O	PORT C
171	PC14	I/O	PORT C
172	VDD85D	Power	0.85V Supply Output
173	VSS	Ground	Gnd
174	PC15	I/O	PORT C

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

175	VDD33_BCPAD	Power	PortB/C supply VDD
176	DVSS	Ground	Digital Gnd
177	PD0	I/O	PORT D
178	PD1	I/O	PORT D
179	VDD85D	Power	0.85V Supply Output
180	VSS	Ground	Gnd
181	DVSS	Ground	Digital Gnd
182	VDD33_DPAD	Power	PortD supply VDD
183	PD2	I/O	PORT D
184	PD3	I/O	PORT D
185	PD4	I/O	PORT D
186	PD5	I/O	PORT D
187	PD6	I/O	PORT D
188	PD7	I/O	PORT D
189	DVSS	Ground	Digital Gnd
190	VDD33_DPAD	Power	PortD supply VDD
191	PD8	I/O	PORT D
192	PD9	I/O	PORT D
193	PD10	I/O	PORT D
194	PD11	I/O	PORT D
195	PD12	I/O	PORT D
196	PD13	I/O	PORT D
197	VDD33_DPAD	Power	PortD supply VDD
198	DVSS	Ground	Digital Gnd
199	VSS	Ground	Gnd
200	VDD85D	Power	0.85V Supply Output
201	PD14	I/O	PORT D
202	PD15	I/O	PORT D
203	VDDRR1	Power	RRAM1 supply VDD
204	VDDRR1	Power	RRAM1 supply VDD
205	DVSS	Ground	Digital Gnd
206	DVSS	Ground	Digital Gnd

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

207	VDD85A	Power	0.85V A Supply Output
208	VSS	Ground	Gnd
209	ANA_RRTST1	Test Pin	RRAM1 test pin
210	VDDRR1	Power	RRAM1 supply VDD
211	DVSS	Ground	Digital Gnd
212	DVSS	Ground	Digital Gnd
213	DVSS	Ground	Digital Gnd
214	DVSS	Ground	Digital Gnd
215	VDDRR0	Power	RRAM0 supply VDD
216	ANA_RRTST0	Test Pin	RRAM0 test pin
217	VSS	Ground	Gnd
218	VDD85A	Power	0.85V A Supply Output
219	DVSS	Ground	Digital Gnd
220	DVSS	Ground	Digital Gnd
221	VDDRR0	Power	RRAM0 supply VDD
222	VDDRR0	Power	RRAM0 supply VDD
223	PAD_WMS0		Working mode select
224	PAD_WMS1		Working mode select
225	VDD85D	Power	0.85V A Supply Output
226	VSS	Ground	Gnd
227	DVSS	Ground	Digital Gnd
228	VDD33_TESTPAD	Power	Test supply VDD
229			
230	PAD_XRSTn		System Reset
231	PAD_DUART		Uart debug
232	PAD_SWDIO		ARM debug port
233	PAD_SWDCK		ARM debug port
234	PAD_JTCK		RISCV JTAG
235	PAD_JTMS		RISCV JTAG
236	PAD_JTDI		RISCV JTAG
237	PAD_JTDO		RISCV JTAG
238	PAD_JTRST		RISCV JTAG

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

239	VDD33_TESTPAD	Power	Test supply VDD
240	DVSS	Ground	Digital Gnd
241	VSS	Ground	Gnd
242	VDD85D	Power	0.85V Supply Output

5.3 GPIO main features

- Output states: push-pull or open drain + pull-up/down(GPIOPUx).
- Output data from output data register (GPIOOUTx).
- Input states: floating, pull-up/down.
- Input data to input data register (GPIOINx).
- Alternate function selection registers (AFSELx).
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions, see PIN MAP table.

5.4 GPIO Alternative Function

Port	Pin	Function 0	Function 1	Function 2	Function 3
PORT A	PA00			I2C1_SCL	TIM0_PWM0
	PA01			I2C1_SDA	TIM0_PWM1
	PA02				TIM0_PWM2
	PA03		UART0_RX		TIM0_PWM3
	PA04	adc_si0	UART0_TX		
	PA05	adc_si1		I2C0_SCL	
	PA06	adc_si2		I2C0_SDA	
	PA07	adc_si3			
PORT B	PB00		CAM_D0		TIM1_PWM0
	PB01		CAM_D1		TIM1_PWM1
	PB02		CAM_D2		TIM1_PWM2
	PB03		CAM_D3		TIM1_PWM3
	PB04		CAM_D4		
	PB05		CAM_D5		
	PB06		CAM_D6		
	PB07		CAM_D7		
	PB08		CAM_HSYNC	SPIM2_CLK	
	PB09		CAM_VSYNC	SPIM2_SD0	
	PB10		CAM_PIXCLK	SPIM2_SD1	
	PB11		I2C0_SCL	SPIM2_CSN0	
	PB12		I2C0_SDA	SPIM2_CSN1	
	PB13		UART2_RX		

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Port	Pin	Function 0	Function 1	Function 2	Function 3
	PB14		UART2_TX		
	PB15				
PORT C	PC00		SDIO_CLK	SPIM2_CLK	TIM2_PWM0
	PC01		SDIO_CMD	SPIM2_SD0	TIM2_PWM1
	PC02		SDIO_D0	SPIM2_SD1	TIM2_PWM2
	PC03		SDIO_D1	SPIM2_CSN0	TIM2_PWM3
	PC04		SDIO_D2	SPIM2_CSN1	
	PC05		SDIO_D3	I2C3_SCL	
	PC06			I2C3_SDA	
	PC07		SPIM1_SD0	SDDC_D0	
	PC08		SPIM1_SD1	SDDC_D1	
	PC09		SPIM1_SD2	SDDC_D2	
	PC10		SPIM1_SD3	SDDC_D3	
	PC11		SPIM1_CLK	SDDC_CLK	
	PC12		SPIM1_CSN0	SDDC_CMD	
	PC13		SPIM1_CSN1		
	PC14				
	PC15				
PORT D	PD00		SPIM0_SD0	SPIS0_MOSI	TIM3_PWM0
	PD01		SPIM0_SD1	SPIS0_MISO	TIM3_PWM1
	PD02		SPIM0_SD2	UART0_RX	TIM3_PWM2
	PD03		SPIM0_SD3	UART0_TX	TIM3_PWM3
	PD04		SPIM0_CLK	SPIS0_CLK	
	PD05		SPIM0_CSN0	SPIS0_CSN	
	PD06		SPIM0_CSN1		
	PD07		I2SS_SD	SPIM1_CLK	
	PD08		I2SS_WS	SPIM1_SD0	TIM0_PWM0
	PD09		I2SS_SCK	SPIM1_SD1	TIM0_PWM1
	PD10		I2SM_SD	SPIM1_CSN0	TIM0_PWM2
	PD11		I2SM_WS	SPIM1_CSN1	TIM0_PWM3
	PD12		I2SM_SCK	SPIS1_CLK	
	PD13		UART1_RX	SPIS1_CSN	
	PD14		UART1_TX	SPIS1_MOSI	
	PD15			SPIS1_MISO	
PORT E	PE00		SPIM0_CLK	I2C1_SCL	TIM1_PWM0
	PE01		SPIM0_SD0	I2C1_SDA	TIM1_PWM1
	PE02		SPIM0_SD1	UART1_RX	TIM1_PWM2
	PE03		SPIM0_CSN0	UART1_TX	TIM1_PWM3
	PE04		UART3_RX		
	PE05		UART3_TX		
	PE06		SPIM3_CLK	SPIS1_CLK	

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Port	Pin	Function 0	Function 1	Function 2	Function 3
	PE07		SPIM3_SD0	SPIS1_CSN	
	PE08		SPIM3_SD1	SPIS1_MOSI	
	PE09		SPIM3_CSN0	SPIS1_MISO	
	PE10		SPIS0_CLK	I2C2_SCL	TIM3_PWM0
	PE11		SPIS0_CSN	I2C2_SDA	TIM3_PWM1
	PE12		SPIS0_MOSI	UART1_RX	TIM3_PWM2
	PE13		SPIS0_MISO	UART1_TX	TIM3_PWM3
	PE14		I2C3_SCL		
	PE15		I2C3_SDA		
PORT F	PF00				
	PF01				
	PF02		KPI_0		
	PF03		KPI_1		
	PF04		KPI_2		
	PF05		KPI_3		
	PF06		KPO_0		
	PF07		KPO_1		
	PF08		KPO_2		
	PF09		KPO_3		

NOTE: **Function 0 is GPIO base function,** PA04~07 support ADC.

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

6 Electrical Characteristics

6.1 Absolute maximum ratings

6.1.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 6-1 ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value(1)	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	T_A = +25 °C conforming to JESD22-A114	2	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	T_A = +25 °C conforming to ANSI/ESD STM5.3.1	II	500	

1. Based on characterization results, not tested in production.

6.1.2 Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78 IC latch-up standard.

Table 6-2 Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T_A = +85 °C conforming to JESD78A	II level A

6.1.3 Thermal Characteristics

Table 6-3 Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	–20 to +85	°C
T_J	Maximum junction temperature	105	°C

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

6.2 Operation Conditions

6.2.1 General Operating conditions

Table 6-4 Operation Conditions

Parameter	Test Conditions	Min	Typ	Max	Unit	Comment
Supply Voltage						
VDD33		2.7	3	3.6	V	
Power Consumption - Typical Case						
T_VDD33RAMP UP	T=25°C		1000		us	
Normal Operation	T=25°C		90		mA	Clock=200Mhz
Idle Mode	T=25°C		75		mA	
Deep Sleep Mode	T=25°C		12		mA	
Power Down Mode	T=25°C		0.05		mA	

6.3 I/O Port Characteristics

6.3.1 DC Specifications

Table 6-5 I/O Operation conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Output driver power supply, 3.3V range	**DVDD**	2.97	3.3	3.63	V
Output driver power supply, 2.5V range	**DVDD**	2.25	2.5	2.75	V
Output driver power supply, 1.8V range	**DVDD**	1.62	1.8	1.98	V
Core power supply	**VDD**	0.72	0.9	1.05	V
Junction temperature	**TJ**	–40	25	125	°C

Table 6-6 DC Parameters, 3.3v I/O

Parameter	Symbol	Test conditions	Min	Max	Units
Input HIGH level, input, and I/O pins	V_{IH}	Guaranteed logic-HIGH and logic-LOW levels	2	**DVDD**	V
Input LOW level, input, and I/O pins	V_{IL}	Guaranteed logic-HIGH and logic-LOW levels	**VSS**	0.8	V
Output HIGH voltage	V_{OH}	**VDD** = min **DVDD** = min I_{OH}= -2mA, -4mA, -8mA, and -12mA	2.4	**DVDD**	V
Output LOW voltage	V_{OL}	**VDD** = min **DVDD** = min I_{OL} = 2mA, 4mA, 8mA, and 12mA	**VSS**	0.4	V
	I_{RPU}	V_{PAD} =V_{IH}, **DVDD** = min	46	180	µA

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Input pull-up resistor Current/ Resistance	R_{PU}	V_{PAD} = V_{IH}, **DVDD** = min	16	61.4	KΩ
Input pull-down resistor Current/ Resistance	I_{RPD}	V_{PAD} = V_{IL}, **DVDD** = min	46	180	µA
	R_{PD}	V_{PAD} = V_{IL}, **DVDD** = min	16	61.4	KΩ
Input hysteresis[h]	V_H	-	0.2	-	V
Input leakage current	I_{PAD}	**DVDD** = max, V_{PAD} = 0V or **DVDD** max	-5	5	µA
Fail-safe leakage current	I_{PAD}	V_{PAD} = 0 or V_{PAD} = **DVDD** max	-	5	µA
Off-state leakage current	I_{PAD}	**DVDD** = Max, **VDD** = Max, and V_{PAD} = HiZ	-	5	nA

Table 6-7 DC Parameters, 2.5v I/O

Parameter	Symbol	Test conditions	Min	Max	Units
Input HIGH level, input, and I/O pins	V_{IH}	Guaranteed logic-HIGH and logic-LOW levels	1.7	**DVDD**	V
Input LOW level, input, and I/O pins	V_{IL}	Guaranteed logic-HIGH and logic-LOW levels	**VSS**	0.7	V
Output HIGH voltage	V_{OH}	**VDD** = min **DVDD** = min I_{OH}= -2mA, -4mA, -8mA, and -12mA	2	**DVDD**	V
Output LOW voltage	V_{OL}	**VDD** = min **DVDD** = min I_{OL} = 2mA, 4mA, 8mA, and 12mA	**VSS**	0.4	V
Input pull-up resistor current/ Resistance	I_{RPU}	**VDD** = min, **DVDD** = min	20	100	µA
	R_{PU}	V_{PAD} =V_{IH}, **DVDD = Min**	20	92	KΩ
Input pull-down resistor current/ Resistance	I_{RPD}	V_{PAD} = V_{IH}, **DVDD** = Min	20	100	µA
	R_{PD}	V_{PAD} = V_{IL}, **DVDD** = Min	20	92	KΩ
Input hysteresis	V_H	-	0.165	-	V
Input leakage current	I_{PAD}	**DVDD** = max, V_{PAD} = 0V or **DVDD**max	-5	5	µA
Fail-safe leakage current	I_{PAD}	V_{PAD} = 0 or V_{PAD} = **DVDD** max	-	5	µA
Off-state leakage current	I_{OZ}	**DVDD** = Max, **VDD** = Max, and V_{PAD} = HiZ	-	5	µA

Table 6-8 DC Parameters, 1.8v I/O

Parameter	**Symbol**	**Test conditions**	**Min**	**Max**	**Units**
Input HIGH level, input, and I/O pins	V_{IH}	Guaranteed logic-HIGH and logic-LOW levels	0.7 x DVDD	**DVDD**	V
Input LOW level, input, and I/O pins	V_{IL}	Guaranteed logic-HIGH and logic-LOW levels	**VSS**	0.3 x **DVDD**	V

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Output HIGH voltage	V_{OH}	**VDD** = min **DVDD** = min IOH = -2mA, -4mA, -8mA, -12mA	0.8 x **DVDD**	**DVDD**	V
Output LOW voltage	V_{OL}	**VDD** = min **DVDD** = min I_{OL} = 2mA, 4mA, 8mA, and 12mA	**VSS**	0.2 x DVDD	V
Input pull-up resistor Current/ Resistance	I_{RPU}	**VDD** = min **DVDD** = min	10	65	µA
	R_{PU}	V_{PAD} =V_{IH}, **DVDD = Min**	20	142.6	KΩ
Input pull-down resistor Current/ Resistance	I_{RPD}	V_{PAD} = V_{IH}, **DVDD** = Min	10	65	µA
	R_{PD}	V_{PAD} = **V_{IL}**, **DVDD** = Min	20	142.6	KΩ
Input hysteresis	V_H	-	0.165	-	V
Input leakage current (Non tolerant)	I_{PAD}	**DVDD** = max, V_{PAD} = 0V or **DVDD**max	-5	5	µA
Fail-safe leakage current	I_{PAD}	V_{PAD} = 0 or V_{PAD} = **DVDD** max	-5	5	µA
Off-state leakage current	I_{OZ}	**DVDD** = Max, **VDD** = Max, and V_{PAD} = HiZ	-	5	µA

6.3.2 AC Specifications

Table 6-9 AC input target parameters for fail-safe, 3.3V I/O

Timing Criteria	Value	Cload	Process	VDD / DVDD	Tj
Max Delay PAD->Y	1.2ns	50fF	All	0.72V / 2.97V	125°C
Max Delay IE->Y	3ns	50fF	All	0.72V / 2.97V	125°C
Min Duty Cycle	47%	50fF	All	0.72V / 2.97V	125°C
Max Duty Cycle	53%	50fF	All	1.05V/3.63V	-40°C

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Table 6-10 Output parameters, 3.3V I/O

Drive Strength	Timing Criteria	Value	Cload	Slew Rate	Process	VDD / DVDD	Tj
2mA	Max I/O Delay A to PAD	4.0ns	5pF	Fast	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	4.0ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	80					
	Max Noise (mV/nH)	90			F-F	1.05V/3.63V	-40°C
	Max I/O Delay A to PAD	6.0ns	5pF	Slow	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	6.0ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	70					
	Max Noise (mV/nH)	45			F-F	1.05V/3.63V	-40°C
4mA	Max I/O Delay A to PAD	4.0ns	10pF	Fast	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	4.0ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	110					
	Max Noise (mV/nH)	120			F-F	1.05V/3.63V	-40°C
	Max I/O Delay A to PAD	5.5ns	10pF	Slow	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	5.5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	80					
	Max Noise (mV/nH)	90			F-F	1.05V/3.63V	-40°C
8mA	Max I/O Delay A to PAD	4.0ns	20pF	Fast	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	4.0ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	140					
	Max Noise (mV/nH)	155			F-F	1.05V/3.63V	-40°C
	Max I/O Delay A to PAD	5.5ns	20pF	Slow	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	5.5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	110					
	Max Noise (mV/nH)	125			F-F	1.05V/3.63V	-40°C
12mA	Max I/O Delay A to PAD	4.0ns	30pF	Fast	S-S	0.72V/2.97V	125°C

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

	Max I/O Delay OE to PAD	4.0ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	160					
	Max Noise (mV/nH)	190			F-F	1.05V/3.63V	-40°C
	Max I/O Delay A to PAD	5.5ns	30pF	Slow	S-S	0.72V/2.97V	125°C
	Max I/O Delay OE to PAD	5.5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	140					
	Max Noise (mV/nH)	160			F-F	1.05V/3.63V	-40°C

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Table 6-11 Output parameters, 1.8V I/O

Drive Strength	Timing Criteria	Value	Cload	Slew Rate	Process	VDD / DVDD	Tj
2mA	Max I/O Delay A to PAD	5ns	5pF	Fast	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	5.5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	65					
	Max Noise (mV/nH)	20			F-F	1.05V/1.98V	-40°C
	Max I/O Delay A to PAD	6.0ns	5pF	Slow	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	6.5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	50					
	Max Noise (mV/nH)	12			F-F	1.05V/1.98V	-40°C
4mA	Max I/O Delay A to PAD	5ns	10pF	Fast	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	80					
	Max Noise (mV/nH)	30			F-F	1.05V/1.98V	-40°C
	Max I/O Delay A to PAD	6ns	10pF	Slow	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	6ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	65					
	Max Noise (mV/nH)	22			F-F	1.05V/1.98V	-40°C
8mA	Max I/O Delay A to PAD	5ns	20pF	Fast	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	90					
	Max Noise (mV/nH)	45			F-F	1.05V/1.98V	-40°C
	Max I/O Delay A to PAD	6ns	20pF	Slow	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	6ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	80					

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

	Max Noise (mV/nH)	35			F-F	1.05V/1.98V	-40°C
12mA	Max I/O Delay A to PAD	5ns	30pF	Fast	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	5ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	110					
	Max Noise (mV/nH)	50			F-F	1.05V/1.98V	-40°C
	Max I/O Delay A to PAD	6ns	30pF	Slow	S-S	0.72V/1.62V	125°C
	Max I/O Delay OE to PAD	6ns					
	Duty cycle	45-55%					
	Max Frequency (MHz)	90					
	Max Noise (mV/nH)	45			F-F	1.05V/1.98V	-40°C

Table 6-12 Output cell maximum delay

DS0	DS1	SR	Driver Type	CLOAD in pF	Cell delay in ns (3.3V)	Cell delay in ns (2.5V)	Cell delay in ns (1.8V)
0	0	1	2mA slow slew	5	2.65	3.45	5.49
0	0	0	2mA fast slew	5	2.42	2.96	4.65
0	1	1	4mA slow slew	10	2.51	3.25	5.23
0	1	0	4mA fast slew	10	2.21	2.84	4.42
1	0	1	8mA slow slew	20	2.43	3.2	5.17
1	0	0	8mA fast slew	20	2.2	2.81	4.37
1	1	1	12mA slow slew	30	2.44	3.23	5.12
1	1	0	12mA fast slew	30	2.14	2.78	4.39

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

6.4 Communication Interface

6.4.1 SPI – Master Mode

Table 6-13 SPI timing characteristics - master mode

Symbol	Description	Min	Max	Unit
Tclk	SPI_CLK period	40	X	ns
Tsu	SPI data input setup time	4.00	X	ns
Th	SPI data out hold time	1.25	X	ns
Tdutycycle	SPI_CLK duty cycle	45	55	%
Tcsfrst	Output delay SPI_CSN valid before first clock edge	40	X	ns
Tcsflst	Output delay SPI_CSN valid after last clock edge	40	X	ns
Tdio	SPI data out output delay	-1.00	1.00	ns

Figure 6-1 SPI timing diagram - master mode



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

6.4.2 SPI – Slave Mode

Table 6-14 SPI timing characteristics - slave mode

Symbol	Description	Min	Max	Unit
Tclk	SPI_CLK period	40	X	ns
Ts	SPI data input setup time	4.00	X	ns
Th	SPI data out hold time	2.5	X	ns
Tcssfrst	Setup time SPI_CSN valid before first clock edge	40	X	ns
Tcsflst	Output delay SPI_CSN valid after last clock edge	40	X	ns
Td	SPI data out output delay	X	7.50	ns

Figure 6-2 SPI timing diagram - slave mode



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

6.4.3 QSPI

Table 6-15QSPI timing characteristics

Symbol	Description	Min	Max	Unit
Tclk	QSPI_CLK period	20	X	ns
Ts	Input data setup	5.50	X	ns
Th	Input data hold	1	X	ns
Tssfrst	Setup time QFC_SS valid before first clock edge	18	X	ns
Tsslst	Output delay QFC_SS valid after last clock edge	-1	1.00	ns
Tdio	SPI data out output delay	-5.00	5.00	ns

Figure 6-3 QSPI timing diagram



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

6.4.4 Camera Interface

Table 6-16 Camera Interface Timing Characteristics

Symbol	Description	Min	Max	Unit
Tclk	Cam clock	20	X	ns
Ts(data)	Input data setup	4.00	X	ns
Th(data)	Input data hold	1	X	ns
Ts(HSYNC)	HSYNC setup	5.5	X	ns
Th(HSYNC)	HSYNC hold	1	X	ns
Ts(VSYNC)	VSYNC setup	3.5	X	ns
Th(VSYNC)	VSYNC hold	1	X	ns

Figure 6-4 Camera interface timing diagram



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

6.4.5 SDIO

Table 6-17 SDIO Timing Characteristics

Symbol	Description	Min	Max	Unit
Tsdio_clk	SDIO_CLK OUT clock	40	X	ns
Tdutycycle	SDIO_CLK_OUT duty cycle	45.00	55	%
Td	CMD/DATA output delay	15	27	ns
Tsu	Input setup time	11.5	X	ns
Th	Input hold time	0	X	ns

Figure 6-5 SDIO timing diagram



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

6.4.6 I2C Interface

Table 6-18 I2C timing Characteristics

Symbol	Description	Min	Max	Unit
Taf	Maximum pulse width of spikes that are suppressed by the analog filter	2.5	X	µs

6.4.7 UART Interface

The maximum UART baud rate is 2 mega symbols per second.

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

6.4.8 USB

Transmitter Specifications

Description	Min	Typ	Max	Unit
VCCA3P3	2.97	3.3	3.63	V
VCCCORE	0.72	0.8	0.88	V
High input level (VIH)		1.2		V
Low input level (VIL)		0		V
Output resistance (ROUT) Classic mode (Vout = 0 or 3.3V) HS mode (Vout = 0 or 800mV)	40.5 40.5	45 45	49.5 49.5	ohms ohms
Output Capacitance (seen from D+ or D-) (COUT)			3	pF
Differential output signal high Classic (LS/FS); Io=0mA (VOH) Classic (LS/FS); Io=6mA HS mode; Io=0mA	2.97 2.2 360	3.3 2.7 400	3.63 440	V mV
Differential output signal low Classic (LS/FS); Io=0mA (VOL) Classic (LS/FS); Io=6mA HS mode; Io=0mA	-0.33 -40	0 0.3 0	0.33 0.8 40	V V mV
Output Common Mode Voltage Classic (LS/FS) mode (VM) HS mode	1.45 0.175	1.65 0.2	1.85 0.225	V V
Rise and fall time LS mode (TR/TF) FS mode HS mode	75 4 0.8	87.5 12 1.0	300 20 1.2	ns ns ns
Vring into load			10	%
Propagation delay (data to D+/D-) LS mode FS mode HS mode	30 0	TBD	 300 12	ns ns ns
Propagation delay (tx_en to D+/D-) Classic mode (TPZH/TPZL) HS mode			2 2	ns ns
Adaptive termination acquisition			7.5	7.5 MHz Cycles

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

CROSSBAR
2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

Receiver Specifications

Description	Min	Typ	Max	Unit
VCCA3P3	3	3.3	3.6	V
Receiver sensitivity (RSENS) Classic mode HS mode		 +-250 +-25		 mV mV
Receiver common mode (RCM) Classic mode HS mode (differential and and squelch comparator) HS mode (disconnect comparator)	 0.8 0.1 0.5	 1.65 0.2 0.6	 2.5 0.3 0.7	 V V V
Input capacitance (seen at D+ or D-)			3	pF
Squelch threshold	100		150	mV
Disconnect threshold	570	600	664	mV
High output level (VOH)		1.8		V
Low output level (VOL)		0		V
Propagation delay (TP) Classic mode (D+/D- to cl_diff_rx) Classic mode (D+/D- to Classic mode ((D+/D- to) HS mode (D+/D- to input of DLL)			 16 8 1	 ns ns ns

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

6.4.9 Keypad

The keypad controller does not use fixed AC timing.
Instead, the timing relationship between the keypad drive output (KPO) and input (KPI) is programmable through **the 32-bit cfg_cnt register.**





CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

7 Package characteristics

7.1 VFBGA package information

Figure 7-1 VFQFPN36 - 188-ball, 8x8 mm, 0.5 mm pitch very thin profile fine pitch ball grid array package top view



Figure 7-2 VFQFPN36 - 188-ball, 8x8 mm, 0.5 mm pitch very thin profile fine pitch ball grid array package side view



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

Figure 7-3 VFQFPN36 - 188-ball, 8x8 mm, 0.5 mm pitch very thin profile fine pitch ball grid array package bottom view



CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

2055 Laurelwood Rd. Suite 230
Santa Clara CA, 95054

Table 7-1 VFBGA package mechanical data

		Symbol	Common Dimensions		
			MIN.	NOM.	MAX.
Package :			VFBGA		
Body Size:	X	E	8.00		
	Y	D	8.00		
Ball Pitch :		e	0.500		
Total Thickness :		A	0.740	0.870	1.000
Mold Thickness :		M	0.450 Ref.		
Substrate Thickness :		S	0.196 Ref.		
Ball Diameter :			0.300		
Stand Off :		A1	0.160	–	0.260
Ball Width :		b	0.270	–	0.370
Package Edge Tolerance :		aaa	0.100		
Mold Parallelism :		bbb	0.200		
Coplanarity:		ddd	0.080		
Ball Offset (Package) :		eee	0.150		
Ball Offset (Ball) :		fff	0.080		
Ball Count :		n	188		
Edge Ball Center to Center :	X	E1	7.00		
	Y	D1	7.00		

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

7.2 Thermal characteristics for VFBGA 8x8mm

7.2.1 Purpose

This thermal simulation report is aimed at evaluating the thermal performance of VFBGA 8 x 8 mm 188L.

7.2.2 Simulation conditions

- PCB condition: JEDEC 2s2p PCB
- Ambient temperature: 25 °C
- Thermal power dissipation: 1.7 W
- Thermal criteria: junction temperature < 125 °C
- Entrust items: θ_{JA}(0, 1, 2 m/s), θ_{JC} and θ_{JB}

7.2.3 Result summary

*Table 7-2 Thermal simulation results**

PCB Structure	T_a (°C)	Power Dissipation(W)	Air Flow Velocity	T_J (°C)	T_T (°C)	θ_{JA} (°C/W)	Ψ_{JT} (°C/W)	Ψ_{JB} (°C/W)
JEDEC 2s2p PCB	25	1.7	Still air	89.74	89.32	38.08	0.24	22.44
			1 m/s	83.61	82.86	34.48	0.44	22.18
			2 m/s	81.56	80.64	33.27	0.54	22.03

The results for θ_{JC} condition and θ_{JB} condition are listed in the following table.

PCB Structure	$T_{cold\ plate}$ (°C)	θ_{JC} Condition			θ_{JB} Condition		
		T_J (°C)	T_C (°C)	θ_{JC} (°C/W)	T_J (°C)	T_B (°C)	θ_{JB} (°C/W)
JEDEC 2s2p PCB	25	44.58	25.94	10.97	80.93	42.57	22.56

*The calculation of θ_{JA} , θ_{JB} , and θ_{JC} are determined by the approach in 7.2.4.

7.2.4 Terminology

1. θ_{JA} , Junction to ambient thermal resistance:
   $\theta_{JA} = (T_{J,\ MAX} – T_A)/ P_H$
   Where $T_{J,\ MAX}$ = maximum junction temperature
   T_A = ambient temperature
   P_H = total thermal power dissipation
   θ_{JA} represents the resistance of the heat flows from the chip to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance.
2. θ_{JC} , Junction to case thermal resistance:
   $\theta_{JC} = (T_{J,\ MAX} – T_C)/ P_H$

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

Where T_C = case temperature which is monitoring on package surface
θ_{JC} represents the thermal resistance between the chip to package top case. θ_{JC} is important when external heat sink is attached on package top.

3. θ_{JB} , Junction to board thermal resistance:
$\theta_{JB} = (T_{J, MAX} – T_B)/ P_H$
Where TB = board temperature, and θ_{JB} represents the thermal resistance from the chip to PCB.

4. Ψ_{JT} , Junction to top center thermal characterization parameter:
$\Psi_{JT} = (T_{J, MAX} – T_T)/ P_H$
Where TT = the temperature at the top-center of the package
Ψ_{JT} is used for estimating the junction temperature by measuring T_T in an actual environment.

5. Ψ_{JB} , Junction to board thermal characterization parameter:
$\Psi_{JB} = (T_{J, MAX} – T_B)/ P_H$
Where TB = board temperature
Ψ_{JB} is used for estimating the junction temperature by measuring T_B in an actual environment.

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.

8 Revision history

Table 8-1 Document revision history

Date	Revision	Changes
2-Dec-2025	0.1	Initial release.

CROSSBAR PROPRIETARY INFORMATION
COPYRIGHT © 2026 CROSSBAR, INC.