Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2021-06-01		1:Revision preliminary version	
V1.1	2021-06-29			
V1.2	2021-07-24			
V1.3	2021-09-13			




Table of Content

01.Revision History 02.Index and Notes

03.Block Diagram

04.Power Diagram

05. Power Sequence/IO Domain Map

06.RK3568_Power/GND

07.RK3568 DDR PHY

08.RK3568_Flash/SD Controller

09.RK3568_OSC/PLL/PMUIO

10.RK3568 VO Interface 1

11.RK3568_VO Interface_2

12.RK3568 USB/PCIe/SATA PHY

13.RK3568 Audio Interface

14.RK3568 SARADC/GPIO

15.RK3568_VI Interface

16.Flash Power Manage

17.USB2/USB3 Port

18. MicroSD Card

19.SPI FLASH(Option)

20.USB HUB_FAN

21.LPDDR4X_1X32bit_200P

22.MIPI DSĪ CSI

23.eMMC Flash

24.SARADC_KEY

25.E KEY_WIFI/BT_PCIE2.0

26.HDMI

27.Ethernet

28.Headphone

29.M KEY PCIE3.0

30.CONNECT

31.Power_CPU_RTC

32.Power_PMIC

33.Power-DC IN

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

 $\label{thm} $$ \operatorname{Lem}\t{Description}\t{PCB} Footprint} t{Reference} \t{Quantity} t{Option} $$$

Notes

NOTE 1

Component parameter description


1. DNP stands for component not mounted temporarily


If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL







Power Sequence

	-	
VCC12V_DCIN		
VCC3V3_SYS		
VCC5V0_SYS		
VCC5V0_USB		
VDDA0V9_PMU		
VDDA_0V9		
VDD_LOGIC		
VDD_GPU		
VCCA1V8_PMU		_
VCCA_1V8		
VCC_1V8		
VCC3V3_PMU		
VCC2V5_DDR		
VDD_CPU		
VCC_DDR		
vcc_3v3		
VCCIO_SD		
VCC3V3_SD		
RESETn		
VDD_NPU		
VDDA0V9_IMAGE		
VCCA1V8_IMAGE		
VCCIO_ACODEC		


Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0 V	OFF	DVFS	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	OV	OFF	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
ľ	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	OV	OFF	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	OV	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3 SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_S7S	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

Default IO Power Domain Map


10	Support IO Voltage		Actual assigne IO Domain Vo			Makas	
Domain	PIN NUM	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO1	Pin Y20	✓	×	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	/	/	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
<i>vcс</i> 103	Pin L22	/	/	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	/	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	/	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	/	/	VCCI06	VCC_1V8	1.8V	
VCCIO7	Pin V12	/	/	VCCI07	VCC_3V3	3.3V	

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Power Sequence/IO Domain Map





RK3568 F (DDR PHY)












Note:

For eMMC or Nand Flash: If eMMC DO/FLASH DO=UV at after power on and reset, then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added



Note:


For SPI Flash: If FSPI_CLK=0V at after power on and reset, then system will enter into Maskrom mode.

lote:


Reserve TestPoint for put the system into Maskrom mode to update the firmware When writing mismatched firmware or other conditions result in boot failure, use this test point

Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware


RK3568 J(VCCIO3 Domain)









RK3568_R (MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)




RK3568_T(eDP TX)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)





Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


		ad	*				
Size	Title:	Go	ng Le				REV
A4	Page Name:	RK3568_	VO Interfa	ce_2	•		V1.3
Date:	Friday, Septembe	r 10, 2021	Sheet	11	of	33	

RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568_V(USB2.0 HOST) Diff 90 Ohm ± 10% USB3.0 USB2.0 HOST USB3 OTG0 D OTGO HS/FS/LS (USB3_OTG0_VBUSDET USB3 OTG0 VBUSDE (USB Download) C49 100nF </usb3_otg0_id</pre> Diff 90 Ohm ± 10% N 10V C0201 USB3.0 HOST1 HS/FS/LS USB3_HOST1_D USB_AVDD_0V9 USB3.0 USB3 AVDD OV USB AVDD 1V8 USB2 AVDD 0V9 OTG0/HOST1 HS/FS/LS USB AVDD 1V8 USB3 AVDD 1V Power VCC 3V3 USB2_AVDD_1V8 USB3 AVDD 3V3 C50 C51 100nF 100nF USB2 AVDD 3V X5R X5R 10V MULTI_PHY0/1/2 C53 10V 100nF 100nF BGA636_19R00X19R00X1R20 USB3.0 OTG0 SS and SATAO Mux C0201 C0201 C0201 USB3_OTG0_SSTXP/SATA0_TXP USB3_OTG0_SSTXP/SATA0_TX USB3 OTG0 SSTXN/SATA0 TX HERR OWEN SERVE/SEVEN BYD USB3 OTG0 RK3568_W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII $M\overline{0}$ Mux USB3_HOST1_SSTXP/SATA1_TXP USB3_HOST1_SSTXN/SATA1_TXN USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_MUUSB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_MU USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_M USB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_M $PCIe3.0 \times 2$ USB3_HOST1_SSRXN Diff 90 Ohm ± 10% Default ->>PCIE30 TX0P USB3 HOST1 PCIE30 TX0 PCIe2.0 and SATA2 PCIE30_TX1 and QSGMII M1 Mux PCIE30 TX1 Diff 100 Ohm ± 10% ___________TXP PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M ✓/PCIE30 RX0P PCIE30 RX0 PCIE30 RXON SPCIE20 TXN PCIE20_RXP PCIE20_RXP/SATA2_RXP/QSGMII_RXP_N PCIE30_RX1 PCIE20 RXN/SATA2 RXN/QSGMII RXN N Diff 10% PCTE20 REFCLKP PCIESO REPCIKE PCTE20 REPCTA >>PCIE20 REFCLKN PCIE30 REFCLKN J19 PCIE30_RESREF R15 1 0 2 200R 18 MULTI PHY PCIE30_RESRE MULTI PHY0 REFCLK REFCLK In case of multiplexing, impedance control: Diff 90 Ohm ± 10% MULTI PHY1 REFCLKP MULTI_PHY1_REFCLKN PCIE30_AVDD_0V9_: PCIE30_AVDD_0V9_: פער בחתע MULTI_PHY_AVDD_0V9_1 MULTI_PHY_AVDD_0V9_2 VCCA 1V8 PCIE30_AVDD_1V8 MULTI_PHY_AVDD_1V8 C56 C57 C58 100nF 100nF 4.7uF X5R X5R 10V C0201 C0201 C0201 C59 4.7uF X5R BGA636 19R00X19R00X1R20 100nF RK3568 BGA636 19R00X19R00X1R20 100nF 6.3V C0402 C0201 C0402 Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package Gong Le RK3568_USB/PCIe/SATA PHY Page Name:

REV

V1.3


RK3568 H(VCCIO1 Domain)




Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

	Г	ad	X				
Size	Title:	Go	ng Le				REV
A4	Page Name:	RK3568_A	udio Interf	ace			V1.3
Date:	Friday, September	10, 2021	Sheet	13	of	33	




RK3568 P(MIPI CSI RX)





RK3568 M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input Support BT656 YCbCr 422 8bit input Support BT676 YCbCr 422 8bit input Support BT1120 YCbCr 422 81/0/12/16bit input, single/dual-edge sampling Support BT1120 YCbCr 422 81/0/12/16bit input, single/dual-edge sampling Support 274 mixed BT686/BT1120 YCbCr 422 8bit input

BT1120 16bit Mode: Default: D0-D7 <--> Y0-Y7 , D8-D15 <--> C0-C7 Swap ON: D0-D7 <--> C0-C7 , D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	>	PHYx_TXD0	GMACx_TXD0	>	PHYx_TXD0
GMACx_TXD1	>	PHYx_TXD1	GMACx_TXD1	>	PHYx_TXD1
GMACx_TXD2	>	PHYx_TXD2			
GMACx_TXD3	>	PHYx_TXD3			
GMAC*_TXEN	>	PHYx_TXEN	GMACx_TXEN	>	PHYx_TXEN
GMAC*_TXCLK	>	PHYx_TXCLK			
GMACx_RXD0	<	PHYx_RXD0	GMACx_RXD0	<	PHYx_RXD0
GMACx_RXD1	<	PHYx_RXD1	GMACx_RXD1	<	PHYx_RXD1
GMACx_RXD2	<	PHYx_RXD2			
GMACx_RXD3	<	PHYx_RXD3			
GMAC*_RXDV	<	PHYx_RXDV	GMACx_RXDV	<	PHYx_RXDV
GMACx_RXCLK	<	PHYx_RXCLK			
GMACx_RXER			GMACx_RXER	<	PHYx_RXER
GMACx_MDC	>	PHYx_MDC	GMACx_MDC	>	PHYx_MDC
GMAC*_MDIO	<>	PHYx_MDIO	GMACx_MDIO	<>	PHYx_MDIO
ETHx_REFCLKO_25M	>	PHYx_XTALIN			
GMACx_MCLKINOUT	<	PHYx_CLKOUT125 (Option)	GMACx_MCLKINOUT	>	PHYx_XTALIN/REFCLK
GPIO	>	PHYx_RSTn	GPIO	>	PHYx_RSTn
GPIO	<	PHYx_INT/PMEB	GPIO	<	PHYx_INT/PMEB





*FLASH_VOL_SEL Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL> Logic=H(Default)

Note:

According to the actual choice of mounted Cannot be mounted at the same time





FLASH VOL SEL state decided to VCCIO2 domain IO driven by default Logic=L:3.3V IO driven Logic=H:1.8V IO driven



