# Lab 9 - MIPS Multi-Cycle CPU

Chris Escobar, Fabian Torres
Professor Wenjing Rao
ECE 469

### **Table of Contents**

# **Lab Prompt**

**Part A: Controller** 

**Part B: Datapath Design** 

**Part C: MIPS Plus** 

# **Completed Tables**

Table 4

Table 5

## **Workload Report**

How many hours have you spent for this lab entirely? Which activity takes the most significant amount of time?

# **SystemVerilog Programs**

```
mipstop.sv
```

mipsmulti.sv

mipsparts.sv

alu.sv

testbench.sv

controllertest.sv

## **ModelSim Results**

#### controllertest.sv

add

sub

and

or

slt

addi

SW

lw

beq

i

testbench.sv (memfile2.dat)

# **Quartus RTL Schematics**

top

mem

mips

datapath

flopr

jumpext

mux2

mux3

signext

regfile

flopenr

sl2

mux4

alu

controller

maindec

state

aludec

# **Lab Prompt**

#### Introduction

In this part, you will design and build your own multicycle MIPS processor. You will be much more on your own to complete this lab than you have been in the past, but you may reuse any of your hardware (SystemVerilog modules) from previous ones.

Your multicycle processor should match the design from the text, which is reprinted in Figure 1 for your convenience. It should handle the following instructions: {add, sub, and, or, slt, lw, sw, beq, addi, j} The multicycle processor is divided into three units: the *controller*, *datapath*, and *mem* (memory) units. Note that the *mem* unit contains the shared memory used to hold both data and instructions. Also note that the *controller* unit comprises both the *Main Decoder* that takes OP<sub>5:0</sub> as inputs and the *ALU Decoder* that takes as inputs ALUOp<sub>1:0</sub> and the Funct<sub>5:0</sub> code from the 6 least significant bits of the instruction. The *controller* unit also includes the gates needed to produce the write enable signal, *PCEn*, for the PC register.

### **Part A: Controller**

### 1. Controller Design

#### **Generating Control Signals**

Before you begin developing the hardware for your MIPS multicycle processor, you'll need to determine the correct control signals for each state in the multicycle processor's state transition diagram. This state transition diagram is shown in Figure 7.42 in the book. Complete the output table of the Main Decoder in Table 4. Give the FSM control word in hexadecimal for each state. The first two rows are filled in as examples. Be careful with this step. It takes much longer to debug an erroneous circuit than to design it correctly the first time.

#### **Overall Design**

Now you will begin the hardware implementation of your multicycle processor. Read and understand the *mipsmulti.sv* code at the Appendix section, as it provides a framework for your design:

- The mips module instantiates both the datapath and control unit (called the controller module). The controller module in turn instantiates the main decoder module (maindec) and the ALU decoder module (aludec).
- You will be responsible for designing the controller and the datapath.
- The memory is essentially identical to the data memory from Lab 6, as provided for you.

### Part B: Datapath Design

Refer to Figure 1 for the hardware modules you need to set up your datapath. In this part, you will design the *datapath* and *mem* units and test your completed MIPS multicycle. Remember that you may reuse hardware from the previous labs (such as the ALU, multiplexers, registers, sign-extension hardware modules, register file, etc.) wherever possible.

All of your registers should take a *Reset* input to reset the initial value to a known state (0). The Instruction Register and PC also require enable inputs. Pay careful attention to bus connections; they are an easy place to make mistakes.

As in Lab 6, it is very helpful to first predict the results of a test program before running the program so that you know what to expect and can discover and track down discrepancies.

**Table 5**, which is partially completed, lists the expected instruction trace while running the test program. Complete the remainder of the table. Do this before you run simulations so you have a set of expectations to check your results against; otherwise, it is easy to fool yourself into believing that erroneous simulations are correct.

Simulate your processor using the same testbench from lab 6 - below is Fig 7.60 in the textbook as your test bench.

main: addi addi addi or and add beq slt beq addi around: slt add sub sw lw j addi	mbly \$2, \$0, 5 \$3, \$0, 12 \$7, \$3, -9 \$4, \$7, \$2 \$5, \$3, \$4 \$5, \$5, \$4 \$5, \$7, end \$4, \$3, \$4 \$4, \$0, around \$5, \$0, 0 \$4, \$7, \$2 \$7, \$4, \$5 \$7, \$7, \$2 \$7, \$68(\$3) \$2, 80(\$0) end \$2, \$0, 1 \$2, 84(\$0)	Description # initialize \$2 = 5 # initialize \$3 = 12 # initialize \$7 = 3 # \$4 = (3 OR 5) = 7 # \$5 = (12 AND 7) = 4 # \$5 = 4 + 7 = 11 # shouldn't be taken # \$4 = 12 < 7 = 0 # should be taken # shouldn't happen # \$4 = 3 < 5 = 1 # \$7 = 1 + 11 = 12 # \$7 = 12 - 5 = 7 # [80] = 7 # should be taken # shouldn't happen # should be taken # should be taken # should be taken # should be taken # shouldn't happen # write mem[84] = 7	Address 0 4 8 c 10 14 18 1c 20 24 28 2c 30 34 38 3c 40 44	Machine 20020005 2003000c 2067fff7 00e22025 00642824 00a42820 10a7000a 0064202a 10800001 20050000 00e2202a 00853820 00e23822 ac670044 8c020050 08000011 20020001 ac020054
end: sw	\$2,04(\$0)	# Write mem[64] = /	44	dCU20054

### **Part C: MIPS Plus**

### 1. Modifying the MIPS multi-cycle processor

You now need to modify the MIPS multicycle processor by adding the instructions of {bne, xori}. First, modify the MIPS processor datapath to show what changes are necessary. Next, modify the controller FSM, main decoder and ALU decoder as required. Finally, modify the SystemVerilog code as needed to include your modifications.

### 2. Testing your modified MIPS single-cycle processor

Next, you'll need a test program to verify that your modified processor works. The program should check that your new instructions work properly and that the old ones didn't break. Use the example *test2.asm* for the two additional instructions *bne* and *xori*. At the end of running this program, you should see value 0xFFFF8002 written into M[84]

Convert the program to machine language and put it in a file named *memfile2.dat*. Modify your memory to load this file. Modify the testbench to check for the appropriate address and data value indicating that the simulation succeeded. Run the program and check your results. Debug if necessary. When you are done, print out the

```
# test2.asm
                $8, $0,
main:
          xori
                         0x8000
          addi $9, $0,
                        -32768
          xori $10, $8, 0x8001
               $8, $9, there
          beq
               $11, $9, $8
          slt
               $11, $0,
          bne
                         here
               there
here:
          bne
               $10, $11, there
                $8, $8, 0xFFFF
          xori
               $11, $11, $10
there:
          add
               $8, $10, $8
          sub
               $8, 82($11)
          SW
```

waveforms as before and indicate the address and data value written by the sw instruction.

When you are finished – congratulations! You have built a microprocessor by yourself and have proven your mastery of microarchitecture, SystemVerilog, FSMs, and logic design!

# **Completed Tables**

# Table 4

		19	13	12	Il	(p	9	В	7	6	5:4	3:2	1:0	
	State (Name)	PCWrite	MemWrite	IRWrite	RegWrite	ALUSrcA	Branch	IorD	MemtoReg	RegDst	ALUSrcB[1:0]	PCRsc[1:0]	ALUOp[1:0]	FSM Control Word
0	(Fetch)	1	0	1	0	0	0	0	0	0	01	0.0	00	0x5010
1	(Decode)	0	0	0	0	0	0	0	0	0	11	00	00	0x0030
2	(MemAdr)	9	9	۵	0	1	0	0	9	0	10	00	00	0x0420
3	(MemRd)	0	0	0	0	J	0	1	0	0	00	00	90	0x 0100
4	(MemWB)	9	0	0	1	0	0	0	1	0	90	00	00	0x 0880
5	(MemWr)	٥	1	0	0	0	0	1	0	0	00	90	00	0x 21 00
6	(RtypeEx)	0	9	0	0	1	0	0	0	0	09	00	10	0x0402
7	(RtypeWB)	0	0	0	1	0	0	9	0	1	00	00	00	000040
8	(BeqEx)	9	0	0	0	1	1	9	0	9	00	01	01	0x0605
9	(AddiEx)	0	0	9	0	1	9	0	0	0	10	00	00	DX0420
10	(AddiWB)	0	0	9	1	0	0	0	0	0	00	00	00	0x0800
11	(JEx)	1	0	0	0	0	9	9	0	00	00	10	00)	0x 4008

Table 5

	Reset	PC	Inst	r	(FSM) state	SrcA	SrcB	ALUResult	Zero	Control Word
1	1	00	0		0	0.0	04	0.4	0	5010
2	0	04	addi	20020005	1	0.4	х	х	0	0030
3	0	04	addi	20020005	9	00	05	05	0	0420
1	0	04	addi	20020005	10	x	x	х	0	0800
5	0	04	addi	20020005	0	04	04	08	0	5010
	0	_		20020005 2003000c	1	08	100000	100,077	0	0030
6	_	08	addi				X	x	-	
7	0	08	addi	2003000c	9	0.0	0c	0c	0	0420
8	0	08	addi	2003000c	10	х	Х	x	0	0800
9	0	08	addi	2003000C	0	08	04	OC	0	5010
10	0	DC	addi	2067fff7	1	oc	×	×	9	0030
11	0	0C	addi	2067Sff 7	9	00	F7	<b>F7</b>	0	0420
12	0		addi	2067957	10	×	×		0	0800
13	0	00	-	2067HF7	0		04	10	0	
		oc	addi			٥٢	-			5010
14	0	10	or	00e22025	1	10	Х	x	0	0030
15	0	10	or	00e22025	6	03	05	07	0	0402
16	0	10	or	00e22025	7	х	х	X	0	0840
17	0	10	or	00e22025	0	10	04	14	0	5010
18	0	14	and	00642824	1	14	x	x	0	0030
19	0			00642824	6	0c	07	04	0	0402
	-	14	and			38.080.0	1.000	19614-511		700000000000000000000000000000000000000
20	0	14	and	00642824	7	Х	Х	х	0	0840
21	0	14	and	00642824	0	14	04	18	0	5010
22	0	18	add	00a42820	1	18	х	х	0	0030
23	0	18	add	00a42820	6	0.4	07	0b	0	0402
24	0	18	add	00a42820	7	x	x	x	0	0840
25	0	18	add	00a42820	0	18	04	1c	0	5010
			7.77						-	THE COURT STORY AND A STREET STORY
26	0	10	beg	10a7000a	1	10	X	X	0	003 0
27	0	IC	bea	10 a 7000 a	4	В	3	0	1	0605
28	0	10	beg	10 a 7000a	9	IC	04	20	0	SOIP
29	0	20	sit	0064202a	1	20	×	×	P	0030
30	0		sit	00642029	6	12	7	0	1	0402
31	0	20					-			
		20	SIP	006-1202a	7	×	×	×	9	0840
32	0	20	511	006 4202a	0	20	04	24	0	5010
33	0	24	beg	10000001	1	24	×	×	0	0030
34	0	24	bea	10000 301	8	٥	0	1	0	0605
35	0	24	beg	10800001	Ŏ	24	08	2C	0	5010
36	0	20	SH	00e2207a	ĭ	2C	×	×	0	0030
37	0				,		ŝ	^,	_	0402
		20	SH	00e 2207a	6	3		1	9	0890
38	0	20	51+	00e2202a	7	×	×	×		0.7540
39	0	20	SH	00e2202a	0	2C				
40	0	30	add		• • •		04	39	9	5010
		20	auu	00853820	1	30	Х	39 ×	0	
41	0	30	add	00853820 00853820			-			5010
11.1.1.1.1.1	1991	30	add	00853820	1	30 01	x 0b	x 0c	0	0030 0402
42	0	30 30	add add	00853820 00853820	1 6 7	30 01 x	x 0b x	х 0с х	0 0	0030 0402 0840
42 43	0	30 30 30	add add add	00853820 00853820 00853820	1 6 7 0	30 01 x 30	x 0b x 04	x 0c x 34	0 0 0	5010 0030 0402 0840 5010
42 43 44	0 0 0	30 30 30 34	add add add sub	00853820 00853820 00853820 00e23822	1 6 7 0	30 01 x 30 34	x 0b x 04 x	x 0c x 34 x	0 0 0 0	0030 0402 0840 5010 0030
42 43 44 45	0 0 0 0	30 30 30 34 34	add add add	00853820 00853820 00853820 00e23822 00e23822	1 6 7 0 1 6	30 01 x 30	x 0b x 04	x 0c x 34	0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402
42 43 44 45	0 0 0	30 30 30 34	add add add sub	00853820 00853820 00853820 00e23822	1 6 7 0	30 01 x 30 34	x 0b x 04 x	x 0c x 34 x	0 0 0 0	0030 0402 0840 5010 0030
42 43 44 45 46	0 0 0 0	30 30 30 34 34	add add add sub sub	00853820 00853820 00853820 00e23822 00e23822	1 6 7 0 1 6	30 01 x 30 34 0c	x 0b x 04 x	x 0c x 34 x	0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402
42 43 44 45 46 47	0 0 0 0 0	30 30 30 34 34 34 34	add add add sub sub sub sub	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822	1 6 7 0 1 6 7	30 01 x 30 34 0c x 34	x 0b x 04 x 05 x	x 0c x 34 x 07 x	0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010
42 43 44 45 46 47	0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 34 38	add add sub sub sub sub sub sub	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044	1 6 7 0 1 6 7 0	30 01 x 30 34 0c x 34 34	x 0b x 04 x 05 x 04	x 0c x 34 x 07 x 38 x	0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030
42 43 44 45 46 47 48 49	0 0 0 0 0 0	30 30 30 34 34 34 34 38 38	add add sub sub sub sub sub sub sub	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044	1 6 7 0 1 6 7 0 1 2	30 01 x 30 34 0c x 34 38 0c	x 0b x 04 x 05 x 04 x	x 0c x 34 x 07 x 38 x 50	0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420
42 43 44 45 46 47 48 49 50	0 0 0 0 0 0	30 30 30 34 34 34 34 38 38	add add sub	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044	1 6 7 0 1 6 7 0 1 2 5	30 01 x 30 34 0c x 34 38 0c x	x 0b x 04 x 05 x 04 x 44 x	x 0c x 34 x 07 x 38 x 50	0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0422 2100
42 43 44 45 46 47 48 49 50	0 0 0 0 0 0 0 0	30 30 30 34 34 34 34 38 38 38	add add add sub sub sub sub sub sub sub sub sw sw sw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044	1 6 7 0 1 6 7 0 1 2 5	30 01 x 30 34 0c x 34 38 0c x	x 0b x 04 x 05 x 04 x 44 x	x 0c x 34 x 07 x 38 x 50 x	0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0422 2100 5010
42 43 44 45 46 47 48 49 50 51	0 0 0 0 0 0	30 30 30 34 34 34 34 38 38	add add sub	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 8c020050	1 6 7 0 1 6 7 0 1 2 5	30 01 x 30 34 0c x 34 38 0c x	x 0b x 04 x 05 x 04 x 44 x	x 0c x 34 x 07 x 38 x 50	0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030
42 43 44 45 46 47 48 49 50 51	0 0 0 0 0 0 0 0	30 30 30 34 34 34 34 38 38 38	add add add sub sub sub sub sub sub sub sub sw sw sw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044	1 6 7 0 1 6 7 0 1 2 5	30 01 x 30 34 0c x 34 38 0c x	x 0b x 04 x 05 x 04 x 44 x	x 0c x 34 x 07 x 38 x 50 x	0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0422 2100 5010
42 43 44 45 46 47 48 49 50 51 52 53	0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 34 38 38 38 38 38 36 36	add add add sub	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0	30 01 x 30 34 0c x 34 38 0c x 38 30 00	x 0b x 04 x 05 x 04 x 44 x 04 x	x 0c x 34 x 07 x 38 x 50 x 3c x	0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420
42 43 44 45 46 47 48 49 50 51 52 53	0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 38 36 36	add add sub sub sub sub sw sw sw sw sw sw sw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3	30 01 x 30 34 0c x 34 38 0c x 38 0c x	x 0b x 04 x 05 x 04 x 44 x 04 x	x 0c x 34 x 07 x 38 x 50 x 3c x	0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030
42 43 44 45 46 47 48 49 50 51 52 53 54	0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 38 36 36 36	add add sub sub sub sub sw sw sw sw sw lw lw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8c020050 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4	30 01 x 30 34 0c x 34 38 0c x 38 0c x x	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x x x	0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 0030
42 43 44 45 46 47 48 49 50 51 52 53 54 55	0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 38 36 36 36 36	add add sub sub sub sub sw sw sw sw sw sw sw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8c020050 8c020050 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4	30 01 x 30 34 0c x 34 38 0c x 38 30 0c x 38 3c	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x 40	0 0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 5010
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	0 0 0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 36 30 30 30 30 30 31 31 31 31 31 31 31 31 31 31 31 31 31	add add sub sub sub sub sw sw sw sw sw lw lw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8c020050 8c020050 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4	30 01 x 30 34 0c x 34 38 0c x 38 0c x x	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x 44 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x 40	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 5010
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 38 36 36 36 36	add add sub sub sub sub sw sw sw sw sw lw lw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8020050 8c020050 8c020050 8c020050 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4	30 01 x 30 34 0c x 34 38 0c x 38 3c 00 x 38 3c 4c 4c 4c 4c 4c 4c 4c 4c 4c 4	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x 40	0 0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 5010
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	0 0 0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 36 30 30 30 30 30 30 30 30 30 31 31 31 31 31 31 31 31 31 31 31 31 31	add add add sub sub sub sub sw sw sw sw lw lw lw lw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8020050 8c020050 8c020050 8c020050 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4 0	30 01 x 30 34 0c x 34 38 0c x 38 3c 00 x 38 3c 4c 4c 4c 4c 4c 4c 4c 4c 4c 4	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x 44 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x 40	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 2100 5010
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 30 30 30 30 30 40	add add add sub sub sub sub sw sw sw sw lw lw lw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8020050 8c020050 8c020050 8c020050 8c020050 9c020050 9c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4 0	30 01 x 30 34 0c x 34 38 0c x 38 3c 00 x x 3c 40 x	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x 44 x 04 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x 40 x	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010 0030 5010
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	30 30 30 34 34 34 38 38 38 38 36 30 30 30 30 30 30 30 30 30 31 31 31 31 31 31 31 31 31 31 31 31 31	add add add sub sub sub sub sw sw sw sw lw lw lw lw lw lw	00853820 00853820 00853820 00e23822 00e23822 00e23822 00e23822 ac670044 ac670044 ac670044 ac670044 8020050 8c020050 8c020050 8c020050 8c020050 8c020050	1 6 7 0 1 6 7 0 1 2 5 0 1 2 3 4 0	30 01 x 30 34 0c x 34 38 0c x 38 3c 00 x 38 3c 4c 4c 4c 4c 4c 4c 4c 4c 4c 4	x 0b x 04 x 05 x 04 x 44 x 04 x 50 x 44 x	x 0c x 34 x 07 x 38 x 50 x 3c x 50 x 40	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5010 0030 0402 0840 5010 0030 0402 0840 5010 0030 0420 2100 5010 0030 0420 2100 5010 0030 0420 2100 5010

# **Workload Report**

#### How many hours have you spent for this lab entirely?

In total we spent about 10 hours on this lab. About 2 hours for prep, about 3 hours coding, and about 5 hours debugging the code.

### Which activity takes the most significant amount of time?

The activity that took the most amount of time was definitely debugging. It was much more time consuming because we had to make sure we knew what results we needed to get, then making changes would sometimes break functionality of the module, or even different modules.

# **SystemVerilog Programs**

#### mipstop.sv

```
module top(
    input logic clk, reset,
    output logic [31:0] writedata, adr,
    output logic memwrite);

logic [31:0] readdata;

// microprocessor (control & datapath)
mips mips(clk, reset, adr, writedata, memwrite, readdata);

// memory
mem mem(clk, memwrite, adr, writedata, readdata);

endmodule
```

#### mipsmulti.sv

```
module mips(
       input logic
                    clk, reset,
       output logic [31:0] adr, writedata,
       output logic
                    memwrite,
       input logic [31:0] readdata);
   logic zero, bne, pcen, irwrite, regwrite, alusrca, iord, memtoreg, regdst;
   logic [1:0] alusrcb, pcsrc;
   logic [2:0] alucontrol;
   logic [5:0] op, funct;
   logic [15:0] controls;
   controller c(clk, reset, op, funct, zero,
       bne, pcen, memwrite, irwrite, regwrite,
       alusrca, iord, memtoreg, regdst,
       alusrcb, pcsrc, alucontrol, controls);
   datapath dp(clk, reset,
       pcen, irwrite, regwrite,
       alusrca, iord, memtoreg, regdst,
       alusrcb, pcsrc, alucontrol,
       op, funct, zero,
       adr, writedata, readdata);
endmodule
module controller(
                    clk, reset,
       input logic
       input logic [5:0] op, funct,
       input logic
                       zero,
       output logic
                    alusrca, iord, memtoreg, regdst,
       output logic [1:0] alusrcb, pcsrc,
       output logic [2:0] alucontrol,
```

```
output logic [15:0] controls);
   logic [1:0] aluop;
   logic
               branch, pcwrite;
   maindec md(clk, reset, op,
       bne, pcwrite, memwrite, irwrite, regwrite,
       alusrca, branch, iord, memtoreg, regdst,
       alusrcb, pcsrc, aluop, controls);
   aludec ad(funct, aluop, alucontrol);
   assign pcen = pcwrite | ((branch | bne) & zero);
endmodule
module maindec(
       input logic
                        clk, reset,
       input logic [5:0] op,
       output logic
                        bne, pcwrite, memwrite, irwrite, regwrite,
       output logic
                        alusrca, branch, iord, memtoreg, regdst,
       output logic [1:0] alusrcb, pcsrc,
       output logic [1:0] aluop,
       output logic [15:0] controls);
               FETCH = 4'b0000; // State 0
   parameter
               DECODE = 4'b0001; // State 1
   parameter
              MEMADR = 4'b0010; // State 2
   parameter
              MEMRD = 4'b0011; // State 3
   parameter
               MEMWB = 4'b0100; // State 4
   parameter
               MEMWR = 4'b0101; // State 5
   parameter
               RTYPEEX = 4'b0110; // State 6
   parameter
              RTYPEWB = 4'b0111; // State 7
   parameter
              BEQEX = 4'b1000; // State 8
   parameter
               ADDIEX = 4'b1001; // State 9
   parameter
               ADDIWB = 4'b1010; // state 10
   parameter
                      = 4'b1011; // State 11
   parameter
               JEX
               XORIEX = 4'b1100; // State 12
   parameter
```

```
XORIWB = 4'b1101; // state 13
parameter
            BNEEX = 4'b1110; // State 14
parameter
            LW
                    = 6'b100011;
parameter
            SW
                   = 6'b101011;
parameter
           RTYPE = 6'b0000000;
parameter
                   = 6'b000100;
parameter
           BEQ
parameter BNE
                    = 6'b000101;
parameter
            ADDI
                   = 6'b001000;
parameter XORI
                   = 6'b001110;
parameter J
                    = 6'b000010;
logic [3:0] state, nextstate;
always_ff @(posedge clk or posedge reset)
    if(reset) state <= FETCH;</pre>
    else state <= nextstate;</pre>
always_comb
    case(state)
        FETCH: nextstate <= DECODE;</pre>
        DECODE: case(op)
            LW:
                     nextstate <= MEMADR;</pre>
            SW:
                     nextstate <= MEMADR;</pre>
            RTYPE:
                     nextstate <= RTYPEEX;</pre>
            BEO:
                     nextstate <= BEOEX;</pre>
            BNE:
                     nextstate <= BNEEX;</pre>
            ADDI:
                     nextstate <= ADDIEX;</pre>
            XORI:
                     nextstate <= XORIEX;</pre>
            J:
                     nextstate <= JEX;</pre>
            default: nextstate <= 4'bx; // should never happen</pre>
        endcase
        MEMADR: case(op)
            LW:
                        nextstate = MEMRD;
            SW:
                        nextstate = MEMWR;
```

```
default: nextstate = 4'bx;
        endcase
        MEMRD:
                    nextstate = MEMWB;
        MEMWB:
                    nextstate = FETCH;
        MEMWR:
                    nextstate = FETCH;
        RTYPEEX:
                    nextstate = RTYPEWB;
        RTYPEWB:
                    nextstate = FETCH;
        BEQEX:
                    nextstate = FETCH;
        BNEEX:
                    nextstate = FETCH;
        ADDIEX:
                    nextstate = ADDIWB;
        ADDIWB:
                   nextstate = FETCH;
        XORIEX:
                   nextstate = XORIWB;
        XORIWB:
                    nextstate = FETCH;
        JEX:
                    nextstate = FETCH;
        default: nextstate <= 4'bx; // should never happen</pre>
    endcase
assign {bne, pcwrite, memwrite, irwrite,
    regwrite, alusrca, branch, iord,
    memtoreg, regdst, alusrcb,
    pcsrc, aluop} = controls;
always comb
    case(state)
        FETCH:
                    controls = 16'h5010;
        DECODE:
                    controls = 16'h0030;
                    controls = 16'h0420;
        MEMADR:
        MEMRD:
                    controls = 16'h0100;
                    controls = 16'h0880;
        MEMWB:
        MEMWR:
                    controls = 16'h2100;
                   controls = 16'h0402;
        RTYPEEX:
                    controls = 16'h0840;
        RTYPEWB:
                    controls = 16'h0605;
        BEQEX:
                    controls = 16'h8205;
        BNEEX:
        ADDIEX:
                    controls = 16'h0420;
```

```
controls = 16'h0800;
           ADDIWB:
           XORIEX:
                      controls = 16'h0423;
           XORIWB: controls = 16'h0803;
                      controls = 16'h4008;
           JEX:
       default: controls <= 16'hxxxx; // should never happen</pre>
endmoduLe
module aludec(input logic [5:0] funct,
       input logic [1:0] aluop,
       output logic [2:0] alucontrol);
   always_comb case(aluop)
       2'b00: alucontrol = 3'b010; // add
       2'b01: alucontrol = 3'b110; // sub
       2'b11: alucontrol = 3'b011; // xori
       default: case(funct)
           6'b100000: alucontrol = 3'b010; // ADD
           6'b100010: alucontrol = 3'b110; // SUB
           6'b100100: alucontrol = 3'b000; // AND
           6'b100101: alucontrol = 3'b001; // OR
           6'b101010: alucontrol = 3'b111; // SLT
           default: alucontrol = 3'bxxx; // ???
       endcase
   endcase
endmodule
module datapath(
```

```
input logic
                    clk, reset,
                    pcen, irwrite, regwrite,
    input logic
    input logic
                      alusrca, iord, memtoreg, regdst,
    input logic [1:0] alusrcb, pcsrc,
    input logic [2:0] alucontrol,
    output logic [5:0] op, funct,
   output logic
                      zero,
    output logic [31:0] adr, writedata,
    input logic [31:0] readdata);
logic [4:0] writereg;
logic [31:0] pcnext, pc, pcjump;
logic [31:0] instr, data, srca, srcb;
logic [31:0] a, b;
logic [31:0] aluresult, aluout;
logic [31:0] signimm; // the sign-extended immediate
logic [31:0] signimmsh; // the sign-extended immediate shifted left by 2
logic [31:0] wd3, rd1, rd2;
assign op = instr[31:26];
assign funct = instr[5:0];
flopenr #(32) instruction_reg(clk, reset, irwrite, readdata, instr);
flopenr #(32) pc_prime(clk, reset, pcen, pcnext, pc);
```

```
#(32) data_reg(clk, reset, readdata, data);
   flopr
   flopr
           #(32) alu_reg(clk, reset, aluresult, aluout);
           #(32) regA(clk, reset, rd1, a);
   flopr
   flopr
           #(32) regB(clk, reset, rd2, b);
   mux2
           #(32) adr_mux(pc, aluout, iord, adr);
           #(5) a3_mux(instr[20:16], instr[15:11], regdst, writereg);
   mux2
   mux2
           #(32) wd3_reg(aluout, data, memtoreg, wd3);
           #(32) scrA_mux(pc, a, alusrca, srca);
   mux2
           #(32) srcB_mux(b, 32'd4, signimm, signimmsh, alusrcb, srcb);
   mux4
           #(32) pcnext_mux(aluresult, aluout, pcjump, pcsrc, pcnext);
   mux3
   signext sign_ext(instr[15:0], signimm);
   s12 sign_ext_s12(signimm, signimmsh);
   jumpext jump_ext(pc[31:28], instr[25:0], pcjump);
   regfile register_file(clk, regwrite, instr[25:21], instr[20:16], writereg, wd3, rd1,
rd2);
   alu mc_alu(srca, srcb, alucontrol, aluresult, zero);
   assign writedata = b;
endmodule
module mem(
   input logic
                            clk, we,
   input logic
                   [31:0] a, wd,
   output logic
                   [31:0] rd);
   logic [31:0] RAM[63:0];
   initial begin
       $readmemh("memfile.dat", RAM);
   end
   assign rd = RAM[a[31:2]]; // word aligned
   always_ff @(posedge clk)
```

```
if (we)
           RAM[a[31:2]] <= wd;
endmodule
module mux3 #(parameter WIDTH = 8) (
       input logic [WIDTH-1:0] d0, d1, d2,
       input logic [1:0] s,
       output logic [WIDTH-1:0] y);
 assign #1 y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module mux4 #(parameter WIDTH = 8) (
       input logic [WIDTH-1:0] d0, d1, d2, d3,
       input logic [1:0]
       output logic [WIDTH-1:0] y);
   always_comb
       case(s)
           2'b00: y <= d0;
           2'b01: y <= d1;
           2'b10: y <= d2;
           2'b11: y <= d3;
       endcase
endmodule
```

#### mipsparts.sv

```
module regfile(
       input logic clk, we3,
       input logic [4:0] ra1, ra2, wa3,
       input logic [31:0] wd3,
       output logic [31:0] rd1, rd2);
   logic [31:0] rf[31:0];
   always_ff @(posedge clk)
       if (we3) rf[wa3] <= wd3;</pre>
   assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
   assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
endmodule
module adder(
       input logic [31:0] a, b,
       output logic [31:0] y);
   assign y = a + b;
endmoduLe
module s12(
       input logic [31:0] a,
       output logic [31:0] y);
   assign y = {a[29:0], 2'b00};  // shift left by 2
endmoduLe
module signext(
       input logic [15:0] a,
       output logic [31:0] y);
   assign y = \{\{16\{a[15]\}\}, a\};
endmodule
module jumpext(
       input logic [3:0] PC,
```

```
input logic [25:0] instr,
       output logic [31:0] y);
   assign y = {PC, instr[25:0], 2'b00};
endmodule
module flopr #(parameter WIDTH = 8)(
       input logic
                                 clk, reset,
       input logic [WIDTH-1:0] d,
       output logic [WIDTH-1:0] q);
   always_ff @(posedge clk, posedge reset)
       if (reset) q <= 0;
       else
                  q \ll d;
endmodule
module flopenr #(parameter WIDTH = 8)(
       input logic
                                 clk, reset, en,
       input logic [WIDTH-1:0] d,
       output logic [WIDTH-1:0] q);
   always_ff @(posedge clk, posedge reset)
              (reset) q <= 0;
       else if (en) q <= d;</pre>
endmodule
module mux2 #(parameter WIDTH = 8)(
       input logic [WIDTH-1:0] d0, d1,
       input logic
       output logic [WIDTH-1:0] y);
   assign y = s ? d1 : d0;
endmodule
```

```
module alu #(parameter N=32)(
       input logic [N-1:0] A, B,
       input logic [2:0] F,
       output logic [N-1:0] Y,
       output logic zero);
   logic [N-1:0] X, X_ext, XORI, approximate, X11_output;
   wire [N-1:0] newB, AB, A_or_B;
   mux2_1 newB_mux(B, ~B, F[2], newB);
   and_32 allands(A, newB, AB);
   or_32 allors(A, newB, A_or_B);
   add_sub_slt thingy(A, newB, F[2], X, OF);
   assign X_ext = {31'h00000000, X[N-1]};
   assign XORI = A ^ newB;
   mux2_1 #(32) slt_or_xori(XORI, X_ext, F[2], X11_output); // xori = 011, slt = 111
   mux4_1 finalOut(AB, A_or_B, X, X11_output, F[1:0], Y);
   wide or zeroz(Y, zero);
endmodule
module add_sub_slt #(parameter N=32)(
       input logic [N-1:0] A, B,
       input logic F2,
       output logic [N-1:0] Y,
       output logic OF);
   logic [N-1:0]temp;
   wire Cout, eq, gt, slt;
   adder_32_b operation(A, B, F2, Y, Cout, OF);
   comparator_32_b slt_finder(A, B, eq, slt, gt);
endmodule
module adder_32_b #(parameter N=32)
        (input logic [N-1:0] A, B,
        input logic Cin,
        output logic [N-1:0] S,
       output logic Cout, OF);
   logic [31:0] w;
```

```
one_b_FA m0(A[0], B[0], Cin, S[0], w[0]);
   genvar i;
   generate
       for (i = 1; i < N; i = i + 1)
           begin : FA_chain
                one_b_FA mX(A[i], B[i], w[i-1], S[i], w[i]);
            end
   endgenerate
   assign OF = w[30] ^ w[31];
endmodule
module and_32 #(parameter N=32)(
      input logic [N-1:0] A, B,
      output logic [N-1:0] Y);
   assign Y = (A \& B);
endmodule
module apm #(parameter N=32)(
       input logic [N-1:0] A, B,
       output logic [N-1:0] Y);
   logic [(N/2):0] map_Y;
   logic [1:0] two_s0, two_s1, two_s2;
   logic [2:0] three_s0;
   logic [3:0] four_s0;
   wire [5:0] S;
   wire [10:0] Cout;
   logic const_zero;
   assign const_zero = 0;
   genvar i;
   generate
       for (i = 0; i < (N/2) + 1; i = i + 1)
            begin : map_chain
                map chain(A[i+15:i], B, map_Y[i]);
            end
```

```
for (i = 0; i < 5; i = i + 1)
           begin : adder_chain
                one_b_FA chain(map_Y[3*i], map_Y[3*i+1], map_Y[3*i+2], S[i], Cout[i]);
           end
   endgenerate
   one_b_FA one5(map_Y[15], map_Y[16], const_zero, S[5], Cout[5]);
   two_b_FA two0({Cout[0], S[0]}, {Cout[1], S[1]}, const_zero, two_s0, Cout[6]);
   two_b_FA two1({Cout[2], S[2]}, {Cout[3], S[3]}, const_zero, two_s1, Cout[7]);
   two_b_FA two2({Cout[4], S[4]}, {Cout[5], S[5]}, const_zero, two_s2, Cout[8]);
   three_b_FA three0({Cout[6], two_s0}, {Cout[7], two_s1}, const_zero, three_s0,
Cout[9]);
   four_b_FA four0({Cout[9], three_s0}, {const_zero, Cout[8], two_s2}, const_zero,
four_s0, Cout[10]);
   assign Y = {map_Y[16:0], 10'b0000000000, Cout[10], four_s0};
endmodule
module comparator_32_b #(parameter N=32)(
       input logic [N-1:0] A, B,
        output logic eq, lt, gt);
   assign eq = (A == B);
   assign lt = (A < B);
   assign gt = (A > B);
endmodule
module comparator u32 #(parameter N=32)( // for SLTU
       input logic unsigned [N-1:0] A, B,
       output logic eq, lt, gt);
   assign eq = (A == B);
   assign lt = (A < B);
   assign gt = (A > B);
endmodule
module four_b_FA #(parameter N=4)(
        input logic [N-1:0] A, B,
```

```
input logic Cin,
        output logic [N-1:0] S,
        output logic Cout);
   logic [N:0] w_Carry;
   assign w_Carry[0] = Cin;
   genvar i;
   generate
       for (i = 0; i < N; i=i+1)</pre>
            begin : adderChain
                one_b_FA chain(A[i], B[i], w_Carry[i], S[i], w_Carry[i+1]);
            end
   endgenerate
   assign Cout = w_Carry[N];
endmodule
module map #(parameter N=32)(
        input logic [(N/2)-1:0] A,
        input logic [N-1:0] B,
        output logic Y);
   logic [(N/2)-1:0] xnor_out, mux_out, B_pattern, B_rule;
   wire const_one = 1;
   assign B_{pattern} = \{B[((N/2)-1):0]\};
   assign B_rule = {B[N-1:(N/2)]};
   genvar i;
   generate
       for (i = 0; i < (N/2); i = i + 1)
            begin : xnor_chain
                assign xnor_out[i] = ~(A[i] ^ B_pattern[i]);
                mux2_1_1b dontCare(xnor_out[i], const_one, B_rule[i], mux_out[i]);
            end
    endgenerate
   assign Y = (&mux_out);
endmodule
```

```
module mux2_1 #(parameter N=32)
        (input logic [N-1:0] a0, a1,
       input logic s,
       output [N-1:0] Y);
   assign Y = s ? a1 : a0;
endmodule
module mux2_1_1b #(parameter N=32)
        (input logic a0, a1,
       input logic s,
       output Y);
   assign Y = s ? a1 : a0;
endmodule
module mux4_1 #(parameter N=32)
        (input logic [N-1:0] A, B, C, D,
       input logic [1:0] S,
       output logic [N-1:0] Y);
   always_comb
       begin
            case(S)
               2'b00: Y = A;
               2'b01: Y = B;
                2'b10: Y = C;
                2'b11: Y = D;
            endcase
       end
endmodule
module one_b_FA(
       input logic A, B, Cin,
       output logic S, Cout);
   logic xor_ab, cab, and_ab;
   assign xor_ab = A ^ B;
   assign cab = Cin & xor_ab;
   assign and_ab = A & B;
   assign S = xor_ab ^ Cin;
   assign Cout = cab ^ and_ab;
endmodule
```

```
module or_32 #(parameter N=32)(
       input logic [N-1:0] A, B,
       output logic [N-1:0] Y);
   assign Y = (A \mid B);
endmodule
module or_bitwise #(parameter N = 32)
        (input logic [N-1:0] A, B,
        output logic [N-1:0] Y,
        output logic Z);
   assign Y = A \mid B;
   assign Z = \sim (|Y);
endmodule
module three_b_FA #(parameter N=3)(
        input logic [N-1:0] A, B,
        input logic Cin,
        output logic [N-1:0] S,
        output logic Cout);
   logic [N:0] w_Carry;
   assign w_Carry[0] = Cin;
   genvar i;
   generate
       for (i = 0; i < N; i=i+1)
            begin : adderChain
                one_b_FA chain(A[i], B[i], w_Carry[i], S[i], w_Carry[i+1]);
            end
    endgenerate
   assign Cout = w_Carry[N];
endmodule
module two_b_FA #(parameter N=2)(
        input logic [N-1:0] A, B,
        input logic Cin,
        output logic [N-1:0] S,
        output logic Cout);
```

```
logic [N:0] w_Carry;
   assign w_Carry[0] = Cin;
   genvar i;
   generate
       for (i = 0; i < N; i=i+1)</pre>
            begin : adderChain
                one_b_FA chain(A[i], B[i], w_Carry[i], S[i], w_Carry[i+1]);
            end
    endgenerate
   assign Cout = w_Carry[N];
endmodule
module wide_or #(parameter N=32)(
       input logic [N-1:0] X,
       output logic Y);
   assign Y = \sim(|X);
endmodule
```

### testbench.sv

```
module testbench();
   logic
          clk;
   logic
                reset;
   logic [31:0] writedata, adr;
   logic
                memwrite;
   top dut(.*);
   initial
       begin
           reset <= 1; #9;
           reset <= 0;
       end
   always
       begin
           clk <= 0; # 5;
           clk <= 1; # 5;
       end
endmodule
```

#### controllertest.sv

```
module controllertest();
   logic clk;
   logic reset;
   logic [5:0] op;
   logic [5:0] funct;
   logic zero;
   logic bne, pcen, memwrite, irwrite, regwrite, alusrca, iord, memtoreg, regdst,
pc_enable;
   logic [1:0] alusrcb, pcsrc;
   logic [2:0] alucontrol;
   logic [3:0] state;
   logic [15:0] controls;
   controller dut(.*);
   always begin
       clk = 0; #5;
       clk = 1; #5;
   end
   initial begin
       reset = 1;
                                             zero = 0;
                                                         #11;
                                                         #40; // add
       reset = 0; op = 6'h0; funct = 6'h20;
                  op = 6'h0; funct = 6'h22;
                                                         #40; // sub
                  op = 6'h0; funct = 6'h24;
                                                         #40; // and
                   op = 6'h0; funct = 6'h25;
                                                         #40; // or
                  op = 6'h0; funct = 6'h2a;
                                                         #40; // slt
                  op = 6'h08; funct = 6'hx;
                                                         #40; // addi
                   op = 6'h2b; funct = 6'hx;
                                                         #40; // sw
                   op = 6'h23; funct = 6'hx;
                                                         #50; // Lw
                  op = 6'h04; funct = 6'hx; zero = 0;
                                                         #30; // beg
                  op = 6'h04; funct = 6'hx; zero = 1;
                                                        #30; // beg
                   op = 6'h02; funct = 6'hx;
                                                         #30; // j
   end
endmodule
```

# **ModelSim Results**

#### controllertest.sv


add




sub




and




or







#### addi




SW




lw





j




#### testbench.sv (memfile2.dat)




# **Quartus RTL Schematics**


## top




#### mem




# mips




# datapath




flopr




# jumpext




#### mux2




#### mux3




signext








# flopenr




sl2









### controller



#### maindec



### state



## aludec

