

10001  
 10002 NAM MIKBUG  
 10003 TTL 2.0 WITH AUDIO CASSETTE  
 10004 REV 0  
 10005 COPYRIGHT (C) 1977 BY MOTOROLA INC.  
 10006  
 10007 MIKBUG (TM) MOTOROLA  
 10008  
 10009 AUSTIN, TEXAS  
 10010 MICROCOMPUTER CAPITAL OF THE WORLD!  
 10011  
 10012 L LOAD  
 10013 M MEMORY CHANGE  
 10014 P PRINT/PUNCH DUMP  
 10015 R DISPLAY CONTENTS OF TARGET STACK  
 10016 CC B A X P S  
 10017 S 1, SET SPEED FOR 10 CPS  
 10018 3, SET SPEED FOR 30 CPS  
 10019 B PRINT OUT ALL BREAKPOINTS  
 10020 C CONTINUE EXECUTION FROM CURRENT LOCATION  
 10021 N NEXT INSTRUCTION  
 10022 T TRACE 'N' INSTRUCTIONS  
 10023 G GO TO LOCATION 'N'  
 10024 D DELETE ALL BREAKPOINTS  
 10025 U RESET BREAKPOINT WITH ADDRESS 'N'  
 10026 V SET A BREAKPOINT WITH ADDRESS 'N'  
 10027 E EXORTAPE CASSETTE INTERFACE  
 10028  
 10029  
 10030 8008 A ACIAS EQU \$8008  
 10031 8009 A ACIAD EQU \$8009  
 10032 003F A SWI EQU \$3F SWI OP CODE  
 10033  
 10034A F800 ORG \$F800  
 10035 F800 A BASORG EQU \* BASE ORIGIN  
 10036  
 10037 \* I/O INTERRUPT SEQUENCE  
 10038  
 10039A F800 FE A000 A IO LDX IOV  
 10040A F803 SE 00 A JMP X  
 10041  
 10042 \* NMI SEQUENCE  
 10043  
 10044A F805 FE A006 A POWDWN LDX NIO GET NMI VECTOR  
 10045A F808 SE 00 A JMP X  
 10046  
 10047 \* SWI INTERRUPT SEQUENCE  
 10048  
 10049A F809 FE A00A A SFEI LDX SWI1  
 10050A F80D SE 00 A JMP X

10052  
10053  
10054

\*  
\* JUMP TABLE TO ROUTINES PERFORMING MIKEBUG FCTNS  
\*

10055	F80F	A	FCTABL	EQU	*	
10056A	F80F	42	A	FCC	/B/	"B" - PRINT ALL BREAKS
10057A	F810	FA1S	A	FDB	PNTBRK	
10058A	F812	43	A	FCC	/C/	"C" - CONTINUE
10059A	F813	FA54	A	FDB	CONT	
10060A	F815	44	A	FCC	/D/	"D" - DELETE ALL BREAKS
10061A	F816	FA9B	A	FDS	DELBRK	
10062A	F818	47	A	FCC	/G/	"G" - GO TO ENTERED ADDRESS
10063A	F819	FA25	A	FDB	GOTO	
10064A	F81B	4C	A	FCC	/L/	"L" - LOAD
10065A	F81C	F8D0	A	FDB	LOAD	
10066A	F81E	4D	A	FCC	/M/	"M" - MEMORY CHANGE
10067A	F81F	F81D	A	FDB	CHANGE	
10068A	F821	4E	A	FCC	/N/	"N" - NEXT (TRACE 1 INSTR)
10069A	F822	FA37	A	FDB	NEXT	
10070A	F824	50	A	FCC	/P/	"P" - PUNCH
10071A	F825	FB02	A	FDB	PUNCH	
10072A	F827	52	A	FCC	/R/	"R" - PRINT STACK
10073A	F828	FA5C	A	FDB	PSTAK1	
10074A	F829	53	A	FCC	/S/	"S" - CHANGE SPEED FOR TTY
10075A	F82B	FBFE	A	FDB	SPD	
10076A	F82D	54	A	FCC	/T/	"T" - TRACE N INSTRUCTIONS
10077A	F82E	FA59	A	FDB	TRACE	
10078A	F830	55	A	FCC	/U/	"U" - RESET A BREAKPOINT
10079A	F831	FA11	A	FDB	RSTBRK	
10080A	F833	45	A	FCC	/E/	"E" - EXORTAPE CASSETTE INTF "AC"
10081A	F834	FD05	A	FDB	EXORT	
10082A	F836	56	A	FCC	/V/	"V" - SET A BREAKPOINT
10083A	F837	FA1D	A	FDB	SETBRK	
10084		F839	A	FCTREN	EQU	*

0086 \*  
 0087 \* INITIALIZATION/RESET CODE  
 0088 \*  
 0089 F833 A ADRSTR EQU \*  
 0 2A F833 A078 A FDB STACK INIT FOR "SP"  
 0081A F832 F876 A FDB SWI1S INIT FOR "SWI1"  
 0082A F83D F8A0 A FDB BRKINH INIT FOR "SWI2"  
 0083 \*  
 0084A F83F 20 03 F844 BRA BRG "BRA" INST IS REPLACED BY  
 0085A F841 7E F8DE A JMP ERNOGO COND BRA INST IN ROUT.  
 0086A F844 7E F8E2 A BRG JMP BRGO WHICH DETERMINES IF  
 0087 \* BRA IS GO/NOGO  
 0088 \*  
 0089 \* BUILD ADDRESS  
 0100 \*  
 0101A F847 8D 0C F855 BADDR BSR BYTE READ 2 FRAMES  
 0102A F848 B7 A03E A STAA XHI |  
 0103A F84C 8D 07 F855 BSR BYTE  
 0104A F84E B7 A03F A STAA XLOW  
 0105A F851 FE A03E A LDX XHI (X) ADDRESS WE BUILT  
 0106A F854 38 RTS  
 0108 \* INPUT BYTE (TWO FRAMES)  
 0108A F855 8D 53 F8AA BYTE BSR INHEX GET HEX CHAR  
 0110A F857 48 BYTEZ ASLA  
 0111A F858 48 ASLA  
 0112A F859 48 ASLA  
 0113A F85A 48 ASLA  
 0114A F85B 18 TAB  
 0 5A F85C 8D 4C F8AA BSR INHEX  
 0116A F85E 18 ABA  
 0117A F85F 18 TAB  
 0118A F860 FB A03C A ADDB CKSM  
 0119A F863 F7 A03C A STAB CKSM  
 0120A F866 38 RTS  
 0122A F867 44 OUTHL LSRA OUT HEX LEFT BCD DIGIT  
 0123A F868 44 LSRA  
 0124A F869 44 LSRA  
 0125A F86A 44 LSRA  
 0128A F86B 84 0F A OUTHR ANDA #3F OUT HEX RIGHT BCD DIGIT  
 0129A F86D 83 30 A ADDA #330  
 0130A F86F 81 33 A CMPA #333  
 0131A F871 23 02 F875 BLS OUTCH  
 0132A F873 8B 07 A ADDA #371  
 0134 \* OUTPUT ONE CHAR  
 0135A F875 7E F859 A OUTCH JMP OUTCH1  
 0136A F876 7E F866 A INCH JMP INCH1  
 00137 \* PRINT DATA POINTED AT BY X-REG  
 00138A F878 8D F8 F875 PDATA2 BSR OUTCH  
 00139A F87D 08 INX  
 00140A F87E AS 00 A PDATA1 LDAA X  
 00141A F880 81 04 A CMPA #4  
 00142A F882 26 F7 F878 BNE PDATA2  
 00143A F884 38 RTS STOP ON EOT  
 00144 \*  
 00145 \* INPUT ADDRESS  
 00146 \*  
 00147A F885 8D 17 F89E GETADD BSR PCRLF PRINT CR LF  
 00148A F887 CE FCAE A LDX #MCL4

00149A	F88A	SD F2 F87E	BSR	PDATA1	ASK FOR BEGADDR	
00150A	F88C	SD B9 F847	BSR	BADDR	GET BEG ADDR	
00151A	F88E	FF A002 A	STX	BEGA		
00152A	F891	SD 0B F89E	BSR	PCRLF	PRINT CR LF	
00153A	F893	CE FCBB 9	LDX	#MCLS		
00154A	F896	SD E6 F87E	BSR	PDATA1	ASK FOR END ADDR	
00155A	F898	SD AD F847	BSR	BADDR	GET END ADDR	
00156A	F89A	FF A004 A	STX	ENDA		
00157A	F89D	39	RTS	*		
00158				* PRINT CR LF		
00159				*		
00160A	F89E	FF A03E A	PCRLF	STX	XHI	SAVE XR
00161A	F8A1	CE FC86 A	LDX	#MCL1		
00162A	F8A4	SD D8 F87E	BSR	PDATA1	PRINT CRLF	
00163A	F8A6	FE A03E A	LDX	XHI		
00164A	F8A9	39	RTS			
00165						
00166		*				
00167A	F8AA	SD CC F878	INHEX	BSR	INCH	
00168A	F8AC	30 30 A	INHEX2	SUBA	#\$30	
00169A	F8AE	28 6A F91A	SMI	C1	NOT HEX	
00170A	F8B0	81 08 A	CMPA	#\$08		
00171A	F8B2	2F 0A F8BE	BLE	IN1HG		
00172A	F8B4	81 11 A	CMPA	#\$11		
00173A	F8B6	28 62 F91A	BMI	C1	NOT HEX	
00174A	F8B8	81 16 A	CMPA	#\$16		
00175A	F8BA	2E 5E F91A	BGT	C1	NOT HEX	
00176A	F8BC	80 07 A	SUBA	#7		
00177A	F8BE	39	IN1HG	RTS		
00178		*				
00179A	F8BF	A6 00 A	OUT2H	LDAA	0,X	OUTPUT 2 HEX CHAR
00180A	F8C1	SD A4 F867	OUT2HA	BSR	OUTHL	OUT LEFT HEX CHAR
00181A	F8C3	A6 00 A	LDAA	0,X		PICK UP BYTE AGAIN
00182A	F8C5	08	INX			
00183A	F8C6	20 A3 F868	BRA	OUTHR		OUTPUT RIGHT HEX CHAR AND RTS
00185A	F8C8	SD F5 F8BF	OUT4HS	BSR	OUT2H	OUTPUT 4 HEX CHAR + SPACE
00186A	F8CA	SD F3 F8BF	OUT2HS	BSR	OUTZH	OUTPUT 2 HEX CHAR + SPACE
00187A	F8CC	88 20 A	OUTS	LDAA	#\$20	SPACE
00188A	F8CE	20 A5 F875	BRA	OUTCH		(BSR & RTS)
00189		F8D0 A LOAD	EQU	*		
00190A	F8D0	86 11 A	LDAA	#\$21		
00191A	F8D2	SD A1 F875	BSR	OUTCH		OUTPUT CHAR
00192		*				
00193		*	TURN READER RELAY ON			
00194		*				
00195A	F8D4	26 A044 A	LDAA	ACIAT		GET ACIA CONTROL REG FORMAT
00196A	F8D7	8A 40 A	ORA	#\$40		SET RTS TO TURN RDR RELAY ON
00197A	F8D9	B7 <u>3003</u> A	STAA	ACIAS		TURN IT ON
00198		*				
00199A	F8DC	7C A016 A	INC	OUTSH		DO NOT ECHO TAPE
00200		*				
00201A	F8DF	SD 97 F878	LOAD3	BSR	INCH	
00202A	F8E1	20 03 F8E6	BRA	LOAD4		
00203A	F8E3	7E F9A4 A	ENTER	JMP	ENT1	MIKBUG 1 ENTRY POINT
00204		F8E5 A	LOAD4	EQU	*	
00205A	F8E6	81 53 A	CMPA	#'S		
00206A	F8E8	28 F5 F8DF	BNE	LOAD3		1ST CHAR NOT (S)
00207A	F8EA	SD 8C F878	BSR	INCH		READ CHAR

00208A	F8EC	81	33	A	CMPA	#'3	
00209A	F8EE	27	2A	F91A	BEQ	C1	
00210A	F8F0	81	31	A	CMPA	#'1	
00211A	F8F2	26	EB	F8DF	BNE	LOAD3	2ND CHAR NOT (1)
00212A	F8F4	7F	A03C	A	CLR	CKSM	ZERO CHECKSUM
00213A	F8F7	BD	F855	A	JSR	BYTE	READ BYTE
00214A	F8FA	80	02	A	SUBA	#2	
00215A	F8FC	87	A93D	A	STAA	BYTECT	BYTE COUNT
00216					*	BUILD ADDRESS	
00217A	F8FF	BD	F847	A	JSR	BADDR	
00218					*	STORE DATA	
00219A	F902	BD	F855	A	LOAD11	JSR	BYTE
00220A	F905	7A	A03D	A	DEC	BYTECT	
00221A	F908	27	03	F913	BEO	LOAD15	ZERO BYTE COUNT
00222A	F90A	A7	00	A	STAA	X	STORE DATA
00223A	F90C	A1	99	A	CMPA	9,X	CHECK DATA
00224A	F90E	26	06	F916	BNE	LOAD19	DATA NOT STORED
00225A	F910	03			INX		
00226A	F911	20	EF	F902	BRA	LOAD11	
00227					*		
00228					*	DOES CHECKSUM CHECK?	
00229					*		
00230A	F913	5C			LOAD15	INC8	
00231A	F914	27	C9	F8DF	BEO	LOAD3	
00232A	F916	86	3F	A	LOAD19	LDAA	#'? PRINT QUESTION MARK
00233A	F918	8D	3F	F959	BSR	OUTCH1	
00234A	F91A	7E	F9BA	A	C1	JMP	CONTRL
00235					*		
00237					*	CHANGE MEMORY (M AAAA DD NN)	
00238					*		
00239A	F91D	BD	F847	A	CHANGE	JSR	.BADDR BUILD ADDRESS
00240A	F920	8D	AA	F8CC	BSR	OUTS	OUTPUT SPACE
00241A	F922	FE	A03E	A	CHANG	LDX	XHI
00242A	F925	8D	A3	F8CA	BSR	OUT2HS	PRINT DATA OLD
00243A	F927	03			DEX		
00244A	F928	8D	3C	F856	CHA1	BSR	INCH1 INPUT CHAR
00245A	F92A	81	0A	A	CMPA	#\$0A	
00246A	F92C	27	12	F940	BEO	LF	CHECK FOR LINE FEED
00247A	F92E	81	5E	A	CMPA	#\$5E	
00248A	F930	27	11	F943	BEO	UA	CHECK FOR ^
00249A	F932	BD	F8AC	A	JSR	INHEX2	S BSR BYTE
00250A	F935	BD	F857	WA	JSR	BYTE2	GET NEW BYTE
00251A	F938	A7	00	A	STAA	X	CHANGE MEMORY
00252A	F93A	A1	00	A	CMPA	X	
00253A	F93C	26	D8	F916	BNE	LOAD15	NO CHNAGE
00254A	F93E	20	E8	F928	BRA	CHA1	
00255A	F940	03			LF	INX	INC ADDR
00256A	F941	20	05	F948	BRA	UA1	
00257A	F943	86	04	A	UA	LDAA	#\$0A
00258A	F945	8D	12	F959	BSR	OUTCH1	OUTPUT LF
00259A	F947	03			DEX		DEC ADDR
00260A	F948	FF	A03E	A	UA1	STX	XHI SAY DATA ADDR
00261A	F94B	CE	FC7E	A		LDX	#MCL+1
00262A	F94E	BD	F87E	A		JSR	PDATA1 PRINT CR
00263A	F951	CE	A03E	A		LDX	#XHI
00264A	F954	BD	F8C8	A		JSR	OUT4HS OUTPUT DATA ADDR
00265A	F957	20	C9	F922		BRA	CHANG
00266					*		

00267A F953 37 OUTCH1 FSHB SAVE BREG  
 00268A F95A F6 8008 A OUTC1 LDAB ACIAS  
 00269A F95D 57 ASRB  
 00270A F95E 57 ASRB  
 00271A F95F 24 F9 F95A BCC OUTC1 XMIT NOT READY  
 00272A F961 57 8003 A STAA ACIAD OUTPUT CHAR  
 00273A F964 33 PULB  
 00274A F965 33 RTS  
 00275 \*  
 00276 \* INPUT ONE CHAR TO AREG  
 00277A F966 BS 8008 A INCH1 LDAA ACIAS  
 00278A F963 47 ASRA  
 00279A F96A 24 FA F96S BCC INCH1 RECEIVER NOT READY  
 00280A F96C BS 8003 A LDAA ACIAD INPUT CHAR  
 00281A F96F 84 7F A ANDA #\$7F RESET PARITY BIT  
 00282A F971 81 7F A CMPA #\$7F  
 00283A F973 27 F1 F966 BEQ INCH1 RUBOUT;DEL  
 00284A F975 7D A016 A TST OUTSW SHOULD INPUT BE ECHOED?  
 00285A F978 27 DF F959 BEQ OUTCH1 IF SO, OUTPUT THE CHAR  
 00286A F97A 33 RTS ELSE, RETURN TO CALLER OF INCH1  
 00287 \*  
 00288 \* CONSTANT INITIALIZATION  
 00289 \* S = POINTER TO ROM BYTES TO BE COPIED TO RAM  
 00290 \* X = POINTER TO RAM BYTES TO BE INITIALIZED  
 00291 \*  
 00292 F97B A START EQU \* ACTUAL CODE START  
 00293A F97B 8E F838 A LDS #ADRSTR-1 START OF CONSTANT DATA  
 00294A F97E CE A008 A LDX #SP START OF RAM AREA  
 00295 \*  
 00296A F981 32 INILP1 PULA GET NEXT CONSTANT BYTE  
 00297A F982 A7 00 A STAA ,0,X INIT NEXT RAM BYTE  
 00298A F984 08 INX UPDATE POINTER  
 00299A F985 8C A016 A CPX #BRANEN END OF CONSTANT RAM AREA?  
 00300A F988 26 F7 F981 BNE INILP1 NO, CONTINUE INITIALIZATION  
 00301 \*  
 00302 \* INITIALIZATION TO 0  
 00303 \* X HOLDS INDEX OF 1ST BYTE TO BE SET TO 0  
 00304 \*  
 00305A F98A 6F 00 A INILP2 CLR 0,X CLEAR NEXT BYTE OF RAM  
 00306A F98C 03 INX UPDATE INDEX  
 00307A F98D 8C A080 A CPX #ENDING ANY MORE BYTES TO INIT?  
 00308A F98E 26 F8 F98A BNE INILP2 NO, CONTINUE CLEARING  
 00309 \*  
 00310 \* SET CC SO WHEN WE 'GO' TO USER PGM THE  
 00311 \* INTERRUPT MASK IS SET  
 00312 \*  
 00313A F992 86 D0 A LDAA #3D0  
 00314A F994 B7 A079 A STAA \$A079 PUT IN STACK TO BE PULLED  
 00315 \*  
 00316 \* INITIALIZE ACIA  
 00317 \*  
 00318A F997 86 03 A LDAA #3 MASTER RESET CODE  
 00319A F999 B7 8008 A STAA ACIAS RESET ACIA  
 00320 \*  
 00321A F99C 86 11 A INZ LDAA =%00010001 CHAR LEN=8; NO PARITY  
 00322 \* 2 STOP BITS  
 00323 \*  
 00324A F99E B7 A044 A INZ1 STAA ACIAT SAVE FOR CONTROL LOOP ACIA IN

00325 \*

00326A	F9A1	B7	<u>8008</u>	A	STAA	ACIAS	INZ ACIA
00327A	F9A4	BE	8008	A	ENT1	LDS	SP
0031A	F9A7	BD	F83E	A		JSR	PCRLF
00320A	F9B4	20	02	F9AE		BRA	CONTB
00330A	FGAC	20	B8	F966	INCH2	BRA	INCH1
00331A	F94E	CE	FC8D	A	CONTB	LDX	#MCL2
00332A	F9B1	BD	F87E	A		JSR	PDATA1
00333A	F9B4	CE	F9EB	A		LDX	#NMI
00334A	F9B7	FF	8006	A		STX	NIO

0336 \*  
 0337 \* MAIN COMMAND/CONTROL LOOP  
 0338 \*  
 0339 F9BA A CNTRL EQU \*  
 0340 \*  
 0341 \* RESTORE STACK POINTER REGISTER  
 0342 \*  
 0343A F93A BE A008 A LDS SP SP WAS INITIALIZED EARLIER  
 0344 \*  
 0345A F9BD B6 A044 A LDAA ACIAT GET PROPER ACIA INIT BITS  
 0346 \* FOR USER'S TERMINAL  
 0347A F9C0 B7 8008 A STAA ACIAS INZ ACIA  
 0348 \*  
 0349A F9C3 7F A016 A CLR OUTSW MAKE SURE INPUT IS ECHOED  
 0350 \*  
 0351A F9C6 CE FC7C A LDX #MCLOFF TERMINAL INIT STRING  
 0352A F9C9 BD F87E A JSR PDATA1 PRINT DATA STRING  
 0353 \*  
 0354A F9CC 8D 38 F966 BSR INCH1 READ COMMAND CHARACTER  
 0355A F9CE 16 TAB SAVE CHARACTER IN B  
 0356A F9CF 20 02 F9D3 BRA CNTA SKIP OVER MIKBUG 1.0 VECTOR  
 0357A F9D1 20 86 F953 OUT2 BRA OUTCH1 MIKBUG 1.0 ; OUTPUT 1 CHAR ROUT  
 0358A F9D3 BD F8CC A CNTA JSR OUTS PRINT SPACE AFTER COMMAND  
 0359 \*  
 0360 \* B REGISTER HOLDS CHARACTER INPUT BY USER.  
 0361 \* USE JUMP TABLE TO GO TO APPROPRIATE ROUTINE.  
 0362 \*  
 0363A F9D5 CE F80F A LDX #FCTABL X:= ADDRESS OF JUMP TABLE  
 0364A F9D9 E1 00 A NXTCCHR CMPB 0,X DOES INPUT CHAR MATCH?  
 0365A F9DB 27 0A F9E7 BEQ GOODCH YES, GOTO APPROPRIATE ROUTINE  
 0366A F9DD 08 INX ELSE, UPDATE INDEX INTO TABLE  
 0367A F9DE 08 INX  
 0368A F9DF 08 INX  
 0369A F9E0 8C F838 A CPX #FCTBEN END OF TABLE REACHED?  
 0370A F9E3 26 F4 F9D9 BNE NXTCCHR NO, TRY NEXT CHAR  
 0371A F9E5 20 D3 F9BA BRA CNTRL NO MATCH, REPROMPT USER  
 0372 \*  
 0373 \*  
 0374A F9E7 EE 01 A GOODCH LDX 1,X GET ADDRESS FROM J.T.  
 0375A F9E9 6E 00 A JMP 0,X GOTO APPROPRIATE ROUTINE  
 0376 \*  
 0377 \*  
 0378 \*  
 0379 \* NMI ENTRY  
 0380 \*  
 0381A F9E2 BF A008 A NMI STS SP SAVE STACK  
 0382A F9EE BD F89E A JSR PCRLF  
 0383A F9F1 86 42 A LDAA #'B PRINT B  
 0384A F9F3 8D DC F9D1 BSR OUT2  
 0385A F9F5 BD F8CC A JSR OUTS  
 0386A F9F8 86 02 A LDAA #2 REMOVE BREAKPOINTS  
 0387A F9FA 8D 6E FASA BSR BRKSUB  
 0388A F9FC 20 5E FASC BRA PSTAK1  
 0389 \*  
 0390 \* SET SPEED FOR USER TTY  
 0391 \*  
 0392A F9FE 8D AC F9AC SPD BSR INCH2 INPUT CHAR  
 0393A FA00 81 31 A CMPA #'1

AGE : 009 RTASUG 2.0 WITH AUDIO CASSETTE

10334A FA02 27 98 F93C	BEQ	INZ		
10335A FA04 26 15 A	LDAA	#915		
10336A FA06 29 96 F95E	SRA	. INZ1	SET 2 STOP BITS	
10338	*			
10339	*			
10400A FA08 7E F847 A	BADDRJ	JMP	BADDR	GO BUILD ADDRESS
10401	*			
10402	*			
10403	*	RESET ALL BREAKPOINTS		
10404	*			
10405A FA09 26 01 A	DELBRK	LDAA	#1	RESET BREAKS FLAG
10406A FA0D 8D 5B FASA	BSRBRK	BSR	BRKSUB	BREAK HANDLING SUBR.
10407A FA0F 20 56 FA67		BRA	CNTRL2	RETURN TO COMMAND LEVEL
10408	*			
10409	*	RESET 1 BREAKPOINT		
10410	*			
10411A FA11 8D F5 FA08	RSTBRK	BSR	BADDRJ	PUTS USER ENTERED ADDRESS INTO XHI,XLOW
10412	*			
10413A FA13 4F		CLRA		RESET 1 BREAK FLAG
10414A FA14 20 F7 FA0D		BRA	BSRBRK	GO RESET 1
10415	*			
10416	*	PRINT OUT ALL NON-ZERO BREAK ADDRESSES		
10417	*			
10418A FA16 BD F83E A	PNTBRK	JSR	PCRLF	DO CR/LF
10419A FA19 26 02 A		LDAA	#2	PRINT BREAK ADDRESSES FLAGS
10420A FA1B 20 F9 FA0D		BRA	BSRBRK	GO PRINT
10421	*			
10422	*	SET ONE BREAK		
10423	*			
10424A FA1D 8D E9 FA08	SETBRK	BSR	BADDRJ	GET USER ENTERED ADDRESS (XHI,XLOW)
10425A FA1F 86 04 A		LDAA	#4	SET ONE BREAK FLAG
10426A FA21 8D 47 FASA		BSR	BRKSUB	GO SET IT
10427A FA23 20 F1 FA16		BRA	PNTBRK	PRINT ALL BREAKPOINTS

00429	*					
00430		* GO TO REQUESTED				
00431	*					
00432A FA25 8D E1 FA08 GOTO	BSR	BADDRJ	GO GET ADDRESS FROM USER			
00433	*		XHI,XLOW HOLD ADDRESS			
00434A FA27 86 FF A	LDAA	#\$FF	FLAG FOR PUTTING IN BREAKS			
00435A FA29 8D 3F FASA	BSR	BRKSUB	GO PUT IN BREAKS			
00436A FA2E 30	TSX					
00437A FA2C B6 A03E A	LDAA	XHI	SAVE PCH ON STACK			
00438A FA2F A7 05 A	STAA	5,X				
00439A FA31 B6 A03F A	LDAA	XLOW	PSH PCL .			
00440A FA34 A7 06 A	STAA	6,X				
00441A FA36 3B	RTI		GO TO USER PRG			
00442	*					
00443		* SINGLE INSTRUCTION TRACE/REQUESTED				
00444	*					
00445A FA37 CE 0001 A	NEXT	LDX	\$1	# INSTRUCTIONS TO TRACE		
00446A FA3A 7F A043 A	TRACE2	CLR	BRKTRC	CLEAR FLAG INDICATING TRACE.		
00447	*			IS DUE TO BREAK		
00448A FA3D FF A01A A	TRACE3	STX	NTRACE	SAVE # INST'S TO TRACE		
00449	*			IS DUE TO BREAK		
00450A FA40 FE A008 A	LDX	SP	X : = STACK POINTER			
00451A FA43 EE 06 A	LDX	6,X	X : = ADDRESS OF INSTR TO BE EX			
00452A FA45 FF A017 A	STX	TRCADR	SAVE IN TRACE ADDRESS STORE			
00453A FA48 A6 00 A	LDAA	9,X	GET INSTRUCTION TO BE TRACED			
00454A FA4A B7 A019 A	STAA	TRCINS	SAVE IN TRACE INSTRUCTION STORE			
00455A FA4D 7E FBCB A	JMP	CONTRC	GO TO CONTINUE TRACE PART OF F			
00456	*					
00457		* MULTIPLE INSTRUCTION TRACE				
00458	*					
00459A FA50 8D B6 FA08 TRACE	BSR	BADDRJ	GET # OF INSTRUCTIONS TO TRACE			
00460A FA52 20 26 FASA	BRA	TRACE2	GO TRACE'M			
00461	*					
00462		* CONTINUE EXECUTION				
00463	*					
00464A FA54 7C A043 A	CONT	INC	BRKTRC	TRACE 1 TO RESTORE SWI'S		
00465A FA57 CE 0001 A	LDX	#1		ONE TRACE ONLY		
00466A FASA 20 E1 FA3D	BRA	TRACE3				
00467	*					
00468	*					
00469	*	R COMMAND				
00470	*					
00471		* PRINT STACK CONTENTS				
00472	*					
00473A FA5C BD F89E A	PSTAK1	JSR	PCRLF	PRINT CR LF		
00474A FA5F CE FC98 A	LDX	#MCL3		PRINT HEADER		
00475A FA62 BD F87E A	JSR	PDATA1				
00476A FA63 8D 7B FAEZ PSTAK	BSR	PRINT		PRINT STACK		
00477A FA67 7E F9BA A	CNTRLZ	JMP	CONTRL	RETURN TO COMMAND LEVEL		

```

0479      ****
0480
0481      * BRKSUB
0482
0483      *
0484      * THIS ROUTINE DOES A NUMBER OF OPERATIONS HAVING
0485      * TO DO WITH BREAKPOINTS.
0486
0487      * THE A REGISTER DETERMINES FUNCTION PERFORMED:
0488
0489      * A = -1 => BREAKS ARE PUT INTO USER'S CODE
0490      * A = 0 => THE BREAKPOINT WHOSE ADDRESS IS IN
0491      *           XHI, XLOW IS PURGED;
0492      *           ALL BREAKPOINTS ARE TEMPORARILY REMOVED
0493      * A = 1 => ALL BREAKPOINTS ARE PURGED
0494      * A = 2 => ALL BREAKPOINTS ARE PRINTED OUT
0495      *           ALL BREAKPOINTS ARE TEMPORARILY REMOVED
0496      * A = 3 => ALL BREAKPOINTS ARE TEMPORARILY REMOVED
0497      * A = 4 => THE BREAK ADDRESS IN XHI, XLOW IS
0498      *           PUT INTO THE FIRST ZERO BREAKPOINT
0499      *           POSITION; ALL BREAKS ARE TEMPORARILY REMOVED
0500
0501      ****
0502
0503      FASA   A  BRKSUB EQU    *
0504A FASA  BF A040  A  STS    SSAVE   SAVE S SO WE CAN USE
0505A FA6D  B7 A03C  A  STAA   ASAVE   A HOLDS THE FUNCTION #
05
0507A FA70  CE A01C  A  LDX    #BRKADR INIT X FOR LOOP THROUGH BREAKS
0508
0509      * START OF LOOP THROUGH BREAK ADDRESSES
0510
0511A FA73  B6 A03C  A  BRKLP  LDAA   ASAVE   GET FUNCTION #
0512A FA76  AE 00    A  LDS    0,X    S:=NEXT ADDRESS IN BRKPT LIST
0513A FA78  27 2D FAAT
0514
0515A FA7A  7D A042  A  BEQ    LN     IF 0, THEN NOT A VALID BREAK
0516A FA7D  27 36 FAB5
0517
0518      * BREAKS ARE IN USER'S CODE
0519
0520A FA7F  4D
0521A FA80  2B 21 FAA3
0522
0523      * BREAKS ARE TO BE TAKEN OUT OF USER'S
0524      * CODE TEMPORARILY
0525
0526A FA82  A6 10  A  BRK2   LDAA   2*NBRBPT,X GET INSTR. BELONG-
0527      *           ING IN USER CODE
0528A FA84  36
0529
05
0530      * OTHER ACTIONS TO BE PERFORMED EACH TIME THROUGH
0531      * LOOP WHEN BREAK ADDRESS NOT EQUAL TO 0.
0532
0533A FA85  29 A03C  A  BKCON1 LDAA   ASAVE   WHAT FUNCTION IS TO BE DONE
0534A FA88  27 37 FAC1
0535
0536A FA8A  81 01  A  CMPA   #1     FNDRPL  SEE IF BREAKPOINT NEEDS TO
0537      *           BE REPLACED
0538      *           IS P/RX ADDRESS TO BE RESET?

```

00537A FABC 27 41 FACF      BEQ CLRBRK YES, SET BRKADR TO 0  
 00538      \*  
 00539A FA8E 81 02 A      CMPA #2 IS BRK ADDR TO BE PRINTED?  
 00540A FA80 27 49 FA0B      BEQ PRNTBK YES, GO PRINT ADDRESS  
 00541      \*  
 00542      \* UPDATE LOOP INDEX AND LOOP IF APPROPRIATE  
 00543      \*  
 00544A FA92 03      BKCON2 INX MAKE X POINT TO  
 00545A FA93 98      INX NEXT BREAK ADDRESS  
 00546A FA94 8C A02C A      BKCON3 CPX #BRKINS ANY MORE BREAKS?  
 00547A FA97 26 DA FA73      BNE BRKLP YES, LOOP  
 00548      \*  
 00549      \* WRAP-UP PROCESSING AND EXIT  
 00550      \*  
 00551A FA99 4F      CLRA A = 'BREAKS IN FLAG  
 00552A FA9A 7D A03C A      TST ASAVE IS FUNCTION = -1?  
 00553A FA9D 2A 01 FA00      BPL BKPUT NO, SO BRKSIN = 0  
 00554A FA9F 4C      INCA FCTN = -1 => BRKSIN:=1  
 00555A FA90 B7 A042 A      BKPUT STAA BRKSIN STORE APPROPRIATE FLAG  
 00556      \*  
 00557      \* RESTORE S-REG AND RETURN TO CALLER  
 00558      \*  
 00559A FA93 BE A040 A      BKDCNE LDS SSAVE RESTORE USER S-REG  
 00560A FA96 39      RTS RETURN  
 00561      \*  
 00562      \*  
 00563      \* MISCELLANEOUS ROUTINES FOR BRKSUB  
 00564      \*  
 00565      \* BREAKPOINT ADDRESS = 0 - IF FUNCTION = 4 THEN  
 00566      \* PUT BREAKPOINT ADDRESS IN CURRENT POSITION  
 00567      \* A HOLDS THE FUNCTION #, X HOLDS BREAKPOINT INDEX  
 00568      \*  
 00569A FA97 81 04 A LN CMPA #4 IS FUNCTION = 4  
 00570A FA99 26 E7 FA92      BNE BKCON2 IF NOT, THEN CONTINUE LOOP  
 00571      \*  
 00572A FA98 BE A03E A      LDS XHI GET NEW BREAK ADDRESS  
 00573A FA9E AF 00 A      STS 0,X PUT IN CURRENT POSITION  
 00574      \*  
 00575A FA80 7A A03C A      DEC ASAVE DO NOT PLACE ADDRESS MORE  
 00576      \* THAN ONCE-CONT TO  
 00577      \* TAKE OUT BREAKPOINTS  
 00578A FA93 20 DD FA92      BRA BKCON2 CONTINUE LOOP  
 00579      \*  
 00580      \* BREAKS ARE NOT IN AND ADDRESS IS NON-ZERO.  
 00581      \* IF FUNCTION = -1 THEN SWI'S ARE TO BE PUT IN.  
 00582      \* A HOLDS FUNCTION NUMBER, S HOLDS ADDRESS  
 00583      \*  
 00584A FAB5 4D      NOBRIN TSTA IS FUNCTION = -1  
 00585A FAB6 2A CD FA85      BPL BKCON1 NO,CONTINUE  
 00586      \*  
 00587A FAB8 34      DES MAKE ADDRESS POINT TO 1 LESS  
 00588A FAB8 32      PULA GET USER INSTRUCTION  
 00589A FA8A A7 10 A      STAA 2#NBRBPT,X SAVE  
 00590A FABC 86 3F A      LDAA #SWI GET SWI OP CODE  
 00591A FA8E 36      PSHA REPLACE USER INSTRUCTION  
 00592A FABF 20 D1 FA92      BRA BKCON2 CONTINUE LOOP  
 00593      \*  
 00594      \* FUNCTION=0, BRK ADDR NOT = 0, USER'S INSTR

00595 \* IS IN (NOT SWI).  
 00596 \* IF ADDRESS = XHI,XLO THEN SET ADDRESS = 0  
 00597 \*  
 00598A FAC1 A6 00 A FNDRPL LDAA 0,X GET TOP BYTE OF ADDRESS  
 00599A FAC3 B1 A03E A CMPA XHI DO TOP BYTES COMPARE  
 00600A FAC6 26 CA FA92 BNE BKCON2 NO,CONTINUE LOOP  
 00601A FAC6 E6 01 A LDAB 1,X GET LOW BYTE OF ADDR  
 00602A FAC4 F1 A03F A CMPB XLOW SAME FOR LOW BYTES  
 00603A FACD 26 C3 FA92 BNE BKCON2  
 00604 \*  
 00605A FACF SF 00 A CLRBRK CLR 0,X CLEAR OUT BREAK  
 00606A FADD1 6F 01 A CLR 1,X ADDRESS FIELD  
 00607A FADD3 20 BD FA92 BRA BKCON2 CONTINUE LOOP  
 00608 \*  
 00609 \*  
 00610A FADD5 7E F8CA A OT2HS JMP OUT2HS  
 00611A FADD8 7E F8C8 A OT4HS JMP OUT4HS  
 00612 \*  
 00613 \*  
 00614 \* PRINT OUT BREAK ADDRESS  
 00615 \* FUNCTION = 2, BREAK ADDRESS NOT = 0, X = ADDRESS IND  
 00616 \*  
 00617A FADD8 8E A040 A PRNTBK LDS SSAVE  
 00618A FADD8 8D F8 FADD BSR OT4HS OUTPUT ADDRESS AND SPACE  
 00619A FAE0 20 B2 FA94 BRA BKCON3 OUT4HS INCREMENTS X,  
 00620 \* SO BYPAS 2 INX'S

00622 \*  
 00623 \* PRINT CONTENTS OF STACK  
 00624 \*  
 00625A FAE2 BD F89E A PRINT JSR PCRLF PRINT CR LF  
 00626A FAE5 FE A008 A LDX SP PRINT OUT STACK  
 00627A FAE8 08 INX  
 00628A FAE9 8D EA FADS BSR OT2HS CONDITION CODES  
 00629A FAEB 8D E8 FADS BSR OT2HS ACC-B  
 00630A FAED 8D ES FADS BSR OT2HS ACC-A  
 00631A FAEF 8D E7 FAD8 BSR OT4HS X-REG  
 00632A FAF1 8D E5 FAD8 BSR OT4HS P-COUNTER  
 00633A FAF3 CE A008 A LDX #SP  
 00634A FAF6 8D E0 FADS BSR OT4HS STACK POINTER  
 00635A FAF8 33 RTS  
 00638 \* PUNCH DUMP  
 00639 \* PUNCH FROM BEGINING ADDRESS (BEGA) THRU ENDING  
 00640 \* ADDRESS (ENDA)  
 00641 \*  
 00643A FAF3 0D A MTAPE1 FCB \$D,3A,0,0,0,0,'5,'1,4 PUNCH FORMAT  
     A FAFA 0A A  
     A FAFB 00 A  
     A FAFC 00 A  
     A FAFD 00 A  
     A FAFE 00 A  
     A FAFF 53 A  
     A FB00 31 A  
     A FE01 04 A  
 00645 FB02 A PUNCH EQU \*  
 00647A FB02 BD F885 A JSR GETADD GET ADDRESS  
 00648A FB05 86 12 A LDAA #\$12 TURN TTY PUNCH ON  
 00649A FB07 BD F875 A JSR OUTCH OUT CHAR  
 00650 \*  
 00651 \* PUNCH LEADER - 25 NULLS  
 00652 \*  
 00653A FB0A CS 13 A LDAB #25 S HOLDS # NULLS TO PUNCH  
 00654A FB0C 4F PNULL CLRA A=0 (NULL CHAR)  
 00655A FB0D BD F875 A JSR OUTCH GO OUTPUT NULL  
 00656A FB10 5A DECB DECREMENT COUNTER  
 00657A FB11 29 FS FB0C BNE PNULL IF NOT DONE, THEN LOOP  
 00658 \*  
 00659A FB13 FE A002 A LDX BEGA  
 00660A FB16 FF A040 A STX TW TEMP BEGINING ADDRESS  
 00661A FB19 86 A005 A FUN11 LDAA ENDA+1  
 00662A FB1C 30 A041 A SUBA TW+1  
 00663A FB1F F6 A004 A LDAB ENDA  
 00664A FB22 F2 A040 A SBCB TW  
 00665A FB25 26 04 FB23 BNE PUN22  
 00666A FB27 31 10 A CMPA #16  
 00667A FB29 25 02 FB2D BCS PUN23  
 00668A FB2B 86 0F A PUN22 LDAA #15  
 00669A FB2D 83 04 A FUN23 ADDA #4  
 00670A FB2F 37 A03D A STA A MCNT FRAME COUNT THIS RECORD  
 00671A FB32 80 03 A SUBA #3  
 00672A FB34 B7 A03C A STA TEMP BYTE COUNT THIS RECORD  
 00673 \* PUNCH C/R,L/F,NULLS,S,1  
 00674A FB37 CE FAF3 A LDX #MTAPE1  
 00675A FB3A BD F87E A JSR PDATA1  
 00676A FB3D SF CLR8 ZERO CHECKSUM

00677 \* PUNCH FRAME COUNT  
 00678A FB3E CE A03D A LDX #MCNT  
 00679A FB41 8D 2E FB71 BSR PUNTZ PUNCH 2 HEX CHAR  
 00680 \* PUNCH ADDRESS  
 00681 9 FB43 CE A040 A LDX #TW  
 00682A FB46 8D 23 FB71 BSR PUNTZ  
 00683A FB48 8D 27 FB71 BSR PUNTZ  
 00684 \* PUNCH DATA  
 00685A FB4A FE A040 A LDX TW  
 00686A FB4D 8D 22 FB71 PUN32 BSR PUNTZ PUNCH ONE BYTE (2 FRAMES)  
 00687A FB4F 7A A03C A DEC TEMP DEC BYTE COUNT  
 00688A FB52 26 F3 FB4D BNE PUN32  
 00689A FB54 FF A040 A STX TW  
 00690A FB57 53 COMB  
 00691A FB58 37 PSHB  
 00692A FB59 39 TSX  
 00693A FB5A 8D 15 FB71 BSR PUNTZ PUNCH CHECKSUM  
 00694A FB5C 33 PULB RESTORE STACK  
 00695A FB5D FE A040 A LDX TW  
 00696A FB5E 03 DEX  
 00697A FB5F BC A004 A CPX ENDA  
 00698A FB64 29 B3 FB19 BNE PUN11  
 00699A FB66 BD F83E A JSR PCRLF  
 00700A FB68 CE FC71 A LDX #MEOF  
 00701A FB6C BD F87E A JSR PDATA1 OUTPUT EOF  
 00702A FB6F 20 32 FB43 BRA CTRL BRANCH TO CONTRL  
 00704 \* PUNCH 2 HEX CHAR, UPDATE CHECKSUM  
 00705A FB71 EB 90 A PUNTZ ADDS 0,X UPDATE CHECKSUM  
 007 A FB72 7E F&BF A JMP OUT2H OUTPUT TWO HEX CHAR AND RTS

0708  
 0709  
 0710  
 0711 FB76 A SWI1S EQU \*  
 0712A FB76 BF A008 A STS SP SAVE USER'S SP  
 0713 \*  
 0714A F873 86 03 A LDAA #3  
 0715A F873 BD F46A A JSR BRKSUB GO TAKE OUT ALL BREAKS  
 0716 \*  
 0717 \* DECREMENT P-COUNTER  
 0718 \*  
 0719A F87E 30 TSX X:=STACK POINTER - 1  
 0720A F87F 6D 06 A TST 6,X IF LOWER BYTE = 0 => BORROW  
 0721A F881 2S 02 F885 BNE SWI1S1 BRANCH IF BORROW NOT REQ'D  
 0722A F883 6A 05 A DEC 5,X DECREMENT UPPER BYTE  
 0723A F885 6A 06 A SWI1S1 DEC 6,X DECREMENT LOWER BYTE  
 0724 \*  
 0725 \* TEST FOR ADDRESS TRACE OR BREAK  
 0726 \*  
 0727A F887 EE 05 A LDX 5,X X:=P COUNTER  
 0728A F889 BC A017 A CPX TRCADR IS SWI FOR TRACE?  
 0729A F88C 27 18 F8A6 BEQ TRCINH YES, GO TO TRACE INT HANDLER  
 0730 \*  
 0731A F88E A6 00 A LDAA 0,X GET INSTRUCTION CAUSING SWI  
 0732A F890 81 3F A CMPA #SWI WAS IT REPLACED BY CALL TO BREAK  
 0733A F892 26 0C F8A0 BNE BRKINH YES, SO MUST BE A BREAK  
 0734 \*  
 0735 \* USER SWI-TRANSFER THROUGH LEVEL 2 SHI  
 0736 \*  
 0737A F894 30 TSX X:=STACK POINTER  
 0738A F895 6C 06 A INC 6,X UPDATE LOW BYTE OF P-COUNTER  
 0739A F897 26 02 F89B BNE INCNOV BRANCH IF NO CARRY  
 0740A F899 6C 05 A INC 5,X UPDATE HIGH BYTE IF NECESSARY  
 0741 \*  
 0742A F89B 7F 1A 00C A INCNOV LDX SWI2 X:=POINTER TO LEVEL 2 SWI HANDL  
 0743A F89E 6E 00 A JMP 0,X GO TO LEVEL 2 HANDLER  
 0744 \*  
 0745 \*  
 0746 \*  
 0747 \*  
 0748 \* BREAK INTERRUPT HANDLER  
 0749 \*  
 0750 F8A0 A BRKINH EQU \*  
 0751A F8A0 6D 0AEEZ JSR PRINT STOP AND SHOW REGS TO USER  
 0752A F2A3 7E F83A A CTRL JMP CONTROL RETURN TO CONTROL LOOP

00754  
 00755 \* TRACE INTERRUPT HANDLER  
 00756 \* P-COUNTER HAS BEEN DECREMENTED TO POINT AT SWI  
 00757 \* TRCINS HOLDS OP CODE REPLACED BY SWI  
 00758 \* X HOLDS ADDRESS OF WHERE TRACE SWI IS  
 00759 \*  
 00760A FB86 B6 A013 A TRCINH LDAA TRCINS GET OP CODE OF TRACED INSTR  
 00761A FB88 A7 00 A STAA 0,X RESTORE TO USER'S CODE  
 00762 \*  
 00763A FBAB 7D A043 A TST BRKTRC IS PROCESSING TO BE  
 00764 \* IMMEDIATELY CONTINUED?  
 00765A FB8E 27 0F FBBF BEQ NBKTRC BRANCH IF NOT.  
 00766 \*  
 00767 \* PROCESSING IS TO "CONTINUE"  
 00768 \*  
 00769A FB80 7F A043 A CLR BRKTRC RESET CONTINUE FLAG  
 00770A FB83 86 FF A LDAA #\$FF FLAG TO SET BREAKS IN CODE  
 00771A FB85 BD FA6A A JSR BRKSUB PUT BREAKS IN  
 00772A FB88 7F A017 A CLR TRCADR NO MORE TRACE, SO CLEAR ADDRESS  
 00773A FB83 7F A018 A CLR TRCADR+1  
 00774A FB8E 3B RTI CONTINUE  
 00775 \*  
 00776 \* TRACE IS DUE TO N OR T TRACE COMMANDS  
 00777 \*  
 00778A FB3F BD FAE2 A NBKTRC JSR PRINT PRINT STACK  
 00779A FBC2 FE A01A A LDX NTRACE GET # INSTRUCTIONS TO TRACE  
 00780A FBC5 06 DEX DECREMENT COUNT  
 007 A FBC5 FF A01A A STX NTRACE AND RESTORE  
 00782A FBC9 27 D8 FB83 BEQ CTRL BRANCH IF ALL TRACES DONE  
 00783 \*  
 00784 \* TRACE NOT DONE - TRACE NEXT INSTRUCTION  
 00785 \*  
 00786A FBC3 B6 A013 A CONTRC LDAA TRCINS GET CURRENT INSTRUCTION  
 00787A F2CE B7 A00E A STAA BRINS SAVE IN CASE IT'S A BRANCH  
 00788A FBD1 8D 70 FC43 BSR OPCBYT GO GET # BYTES/TYPE  
 00789A FBD3 4D TSTA CKOBRA CHECK FOR BRANCH  
 00790A F2D4 2A 35 FC08 BPL CKOBRA CHECK FOR OTHER THAN BRANCH

0732 \*  
 0733 \* RELATIVE BRANCH TYPE INSTRUCTION  
 0734 \* DETERMINE WHERE TO PUT SWI  
 0735 \* S- HOLDS POINTER TO USER STACK AFTER SWI  
 0736 \*  
 0757A FB05 32 PULA GET CONDITION CODE  
 0758A FBD7 34 DES UPDATE STACK PTR AFTER PULL  
 0759A FB08 8A 10 A ORAA #X00010000 MAKE INT'S INHIBITED  
 0800A FBDA 08 TAP RESTORE USER'S C. CODE REG  
 0801A FBDE 7E A90E A JMP BRINS GO SEE HOW RELATIVE BRANCH  
 0802 \* FARES  
 0803 \*  
 0804 \* BRANCH WAS NOGO - PUT SWI AT NEXT INSTRUCTION  
 0805 \*  
 0806A FBDE 86 02 A BRNOGO LDAA #2 A = # BYTES AFTER CURRENT INSTR  
 0807A FB00 20 29 FC0B BRA CKOBRA GO PUT SWI APPROPRIATELY  
 0808 \*  
 0809 \* BRANCH WAS GO, PUT SWI AT ADDRESS BEING  
 0810 \* JUMPED TO  
 0811 \*  
 0812A FBEE 2F A017 A BRGO . LDX TRCADR X : = TRACE ADDRESS  
 0813A FBES A6 01 A LDAA 1,X GET BRANCH OFFSET  
 0814A FBEB 08 INX OFFSET IS RELATIVE TO  
 0815A FBEE 08 INX INSTR FOLLOWING BRANCH  
 0816A F2E9 2B 12 FBFD BMI BRGODC BRANCH IF OFFSET NEGATIVE  
 0817A FBEE 8D 16 FC03 BRSR INCX INCREMENT X BY AMOUNT IN  
 0818 \* A REG  
 0819A FBED FF A017 A BRG2 STX TRCADR SAVE ADDRESS OF NEXT  
 0820 \* INSTR TO STOP ON  
 0821A FBF0 A6 00 A LDAA 0,X GET INSTRUCTION TO BE REPLACED  
 0822A FBFB 37 A019 A STAA TRCINC SAVE  
 0823A FBFS 86 3F A LDAA #SWI GET SWI OP CODE  
 0824A FBFB A7 00 A STAA 0,X REPLACE INSTR WITH SWI  
 0825A FBFB BE A008 A LDS SP GET ORIGINAL STACK POINTER  
 0826A FBFC 3B RTI TRACE ANOTHER INSTR  
 0827 \*  
 0828 \* X NEEDS TO BE DECREMENTED (OFFSET NEGATIVE)  
 0829 \*  
 0830A FBFD 09 BRGODC DEX DECREMENT ADDRESS  
 0831A FBFE 4C INCA INCREMENT COUNTER  
 0832A FBFF 26 FC FBFD BNE BRGODC IF COUNTER NOT 0, BRANCH  
 0833A FC01 20 EA FBED BRA BRG2 IF DONE, GO RETURN TO USER PROG  
 0834 \*  
 0835 \* SUBROUTINE TO INCREMENT X BY CONTENTS OF A  
 0836 \*  
 0837A FC03 4D INCX TSTA IS A = 0?  
 0838A FC04 27 04 FC0A BEQ INCXR IF SO, INC DONE  
 0839A FC06 08 INXL P INX ELSE INCREMENT X  
 0840A FC07 4A DECA DECREMENT COUNT  
 0841A FC08 26 FC FC08 BNE INXL P IF COUNT NOT YET 0, LOOP  
 0842A FC0A 39 INCXR RTS RETURN FROM THIS SUBROUTINE

\*  
\* INSTRUCTION TO BE TRACED IS NOT A BRANCH.

\*  
10847A FC0B FE A017 A CKOBRA LDX TRCAADR X : = TRACE ADDRESS  
10848A FC0E EE 00 A LDAB 0,X GET INSTR TO BE TRACED  
10849A FC10 C1 6E A CMPB #\$6E IS IT A JUMP, INDEXED?  
10850A FC12 27 1A FC2E BEQ JMPIDX YES, GO SIMULATE JUMP INDEXED  
10851A FC14 C1 7E A CMPB #\$7E JUMP, EXTENDED?  
10852A FC16 27 1D FC35 BEQ JMPEXT  
10853A FC18 C1 AD A CMPB #\$AD JSR, INDEXED?  
10854A FC1A 27 12 FC2E BEQ JMPIDX (JUMP INDEXED IS SAME AS  
10855 \* X TRANSFER OF CONTROL)  
10856A FC1C C1 BD A CMPB #\$BD JSR, EXTENDED?

10857A FC1E 27 15 FC35 BEQ JMPEXT RTI?  
10858A FC20 C1 3B A CMPB #\$3B RTISIM  
10859A FC22 27 15 FC39 BEG RTISIM  
10860A FC24 C1 39 A CMPB #\$39 RTS?  
10861A FC26 27 16 FC3E BEQ RTSSIM  
10862A FC28 C1 8D A CMPB #\$8D BSR?  
10863A FC2A 27 B6 FBEB BEQ BRG0 (BRANCH PROCESSING)

10864  
10865 \* NOT A BRANCH, JUMP, RTI, RTS  
10866 \* A REGISTER HOLDS # BYTES IN INSTRUCTION  
10867  
10868A FC2C 20 BD FBEB BRA BRG1 PUT IN NEW SWI AND  
10869 \* TRACE NEXT INSTRUCTION  
10870  
10871 \* JUMP, JSR INDEXED SIMULATION  
10872  
10873A FC2E A6 01 A JMPIDX LDAA 1,X A : = ADDRESS OFFSET  
10874A FC30 30 TSX  
10875A FC31 EE 03 A LDX '3,X GET TARGET'S X REG  
10876A FC33 20 B6 FBEB BRA BRG1 UPDATE X, TRACE NEXT INSTR  
10877  
10878 \* JUMP, JSR EXTENDED  
10879  
10880A FC35 EE 01 A JMPEXT LDX 1,X GET ADDRESS TO BE JUMPED TO  
10881A FC37 20 B4 FBED BRA BRG2 GO TRACE NEXT INSTR  
10882  
10883 \* RTI ENCOUNTERED  
10884  
10885A FC39 30 RTISIM TSX  
10886A FC3A EE 0C 00 A EDX 12,X GET P-COUNTER FROM STACK  
10887A FC3C 20 AF FBED BRA BRG2 GO TRACE NEXT INSTR  
10888  
10889 \* RTS ENCOUNTERED  
10890  
10891A FC3E 30 RTSSIM TSX  
10892A FC3F EE 07 A LDX 7,X GET RETURN P-REG FROM STACK  
10893A FC41 20 AA FBED BRA BRG2 GO TRACE NEXT INSTR

```

00835          *****
00836          *
00837          * OPBCYT
00838          *
00839          * THIS ROUTINE DETERMINES THE # OF BYTES IN AN INSTRUC-
00840          * GIVEN ITS OP CODE.
00841          *
00842          * INPUT: A HOLDS THE OP CODE
00843          *
00844          * OUTPUT: X HOLDS INDEX OF TABLE ELEMENT
00845          * B NOT RESTORED
00846          * A HOLDS # BYTES IN INSTRUCTION
00847          * EXCEPT FOR BRANCHES IN WHICH CASE A IS NEGATIVE
00848          *
00849          *****
00850          *
00851          *
00852          FC43 A OPBCYT EQU   *
00853A FC43 16          TAB           B:= OP CODE
00854A FC44 44          LSRA
00855A FC45 44          LSRA
00856A FC46 44          LSRA          PUT 4 UPPER BITS OF OP CODE IN
00857A FC47 44          LSRA          LOWER 4 BITS OF A
00858          *
00859A FC48 CE FCS1 A          LDX  #OPBTTB  X:= ADDRESS OF TABLE
00860A FC4B 8D B6 FC03          BSR  INCX   INCREMENT X TO POINT TO CORRE-
00861          *
00862A FC4D A6 00 A          LDAA 0,X    GET TABLE ENTRY
00863A FC4F 26 0F FCS0          BNE  OPBTRT IF NOT 0 THEN NO FURTHER
00864          *
00865          *
00866          * IF TOP 4 BITS = 8 OR C, THEN THERE ARE TWO CLASSES
00867          * OF INSTRUCTIONS: 2 BYTE INSTRUCTIONS AND
00868          * CE, 8C AND 8E WHICH ARE 3 BYTE INSTRUCTIONS
00869          *
00870A FC51 86 02 A          LDAA  #2      # BYTES IN MOST OF 2# INSTRU-
00871A FC53 C1 8C A          CMPB  #88C    3 BYTE INSTRUCTION?
00872A FC55 27 02 FCSF          BEQ  OPBT3   YES, UPDATE A
00873A FC57 C1 CE A          CMPB  #8CE    3 BYTE INSTR?
00874A FC59 27 04 FCSF          BEQ  OPBT3   YES, UPDATE A
00875A FC5B C1 8E A          CMPB  #88E    3 BYTE INSTRUCTION?
00876A FC5D 26 01 FCS0          BNE  OPBTRT NO, RETURN
00877          *
00878A FC5F 4C          OPBT3  INCA   # BYTES IN INSTRUCTION:=3
00879          *
00880A FCS0 36          OPBTRT RTS    RETURN TO CALLER

```

			*	* OP CODE TO NUMBER OF BYTES CONVERSION TABLE	
			*		
			*	# BYTES TOP 4 BITS OF OPCODE	
			*	-----	
00941			*		
00942			*		
00943			*		
00944			*		
00945			*		
00946			*		
00947	FC61	A	OPBTTE EQU	*	
00948A	FC61	01	FCB	1	0
00949A	FC62	01	FCB	1	1
00950A	FC63	02	FCB	2+ $\times 10000000$	2 (MINUS=> BRANCHES)
00951A	FC64	01	FCB	1	3
00952A	FC65	01	FCB	1	4
00953A	FC66	01	FCB	1	5
00954A	FC67	02	FCB	2	6
00955A	FC68	03	FCB	3	7
00956A	FC69	00	FCB	0	8 * BYTES=2 EXCEPT 8C,8E
00957A	FC6A	02	FCB	2	9
00958A	FC6B	02	FCB	2	A
00959A	FC6C	03	FCB	3	B
00960A	FC6D	00	FCB	0	C * BYTES=2 EXCEPT CE
00961A	FC6E	02	FCB	2	D
00962A	FC6F	02	FCB	2	E
00963A	FC70	03	FCB	3	F

00965

\*

00966

\* CONSTANT DATA

00967

\*

00968A	FC71	53	A	MEOF	FCC	/53030000FC/	
	A FC72	39	A				
	A FC73	39	A				
	A FC74	33	A				
	A FC75	30	A				
	A FC76	30	A				
	A FC77	30	A				
	A FC78	30	A				
	A FC79	46	A				
	A FC7A	43	A				
00969A	FC7B	04	A	FCB	4		
00970A	FC7C	13	A	MCLOFF	FCB	\$13	READER OFF
00971A	FC7D	0A	A	MCL	FCB	\$A,SD,\$14,0,0,0,0,'*,4	LF,CR,PUNCH
	A FC7E	0D	A				
	A FC7F	14	A				
	A FC80	00	A				
	A FC81	00	A				
	A FC82	00	A				
	A FC83	00	A				
	A FC84	29	A				
	A FC85	04	A				
00972A	FC86	0D	A	MCL1	FCB	SD,SA,0,0,0,0,4	CR LF
	A FC87	0A	A				
	A FC88	00	A				
	A FC89	00	A				
	A FC8A	00	A				
	A FC8B	00	A				
	A FC8C	04	A				
00973A	FC8D	4D	A	MCL2	FCC	/MIKBUG 2.0/	
	A FC8E	43	A				
	A FC8F	43	A				
	A FC8G	42	A				
	A FC8H	55	A				
	A FC8I	47	A				
	A FC8J	20	A				
	A FC8K	32	A				
	A FC8L	2E	A				
	A FC8M	30	A				
00974A	FC87	04	A	FCB	4		
00975A	FC88	43	A	MCL3	FCC	ACC-B-A-L-X-P-S-A	
	A FC89	43	A				
	A FC8A	20	A				
	A FC8B	42	A				
	A FC8C	20	A				
	A FC8D	20	A				
	A FC8E	41	A				
	A FC8F	20	A				
	A FCA0	20	A				
	A FCA1	20	A				
	A FCA2	58	A				
	A FCA3	20	A				
	A FCA4	20	A				
	A FCA5	20	A				
	A FCA6	20	A				
	A FCA7	50	A				

A	FCAB	20				
A	FCAB	20				
A	FCAA	20				
A	FCAB	20				
A	FCAC	53				
00578A	FCAD	04				
00577A	FCAE	42				
A	FCAF	45				
A	FCB0	47				
A	FCB1	20				
A	FCB2	41				
A	FCB3	44				
A	FCB4	44				
A	FCB5	52				
A	FCB6	20				
A	FCB7	3F				
00578A	FCB8	04				
00578A	FCB9	45				
A	FCBA	4E				
A	FCBB	44				
A	FCBC	20				
A	FCBD	41				
A	FCBE	44				
A	FCBF	44				
A	FCC0	52				
A	FCC1	20				
A	FCC2	3F				
00580A	FCC3	04				
181		*				

FCB 4  
MCL4 FCC /BEG ADDR ?/

FCB 4  
MCL5 FCC /END ADDR ?/

FCB 4

10383 \*  
10384 \* MAXIMAL SOFTWARE IMPLEMENTATION OF THE  
10385 \* RITTER-ZETTNER STANDARDS  
10386 \*  
10387 \* COPYRIGHT (C) 1977 MOTOROLA INC. AND T.F. RITTER  
10388 \*  
10389 \* COMMANDS FOR EXORTAPE  
10390 \* C L D S :  
10391 \* C - CHECK TAPE  
10392 \* L - LOAD FROM TAPE TO MEMORY  
10393 \* D - DUMP FROM MEMORY TO TAPE  
10394 \* S - SET BAUD RATE  
10395 \*  
10396 \* SPEED :  
10397 \* ENTER 04 08 12 16 20  
10398 \*  
10399 \* FILE ID :  
01000 \* ENTER FOUR HEX CHARACTERS  
01001 \*  
01002 \* STARTSTOP PAGES :  
01003 \* ENTER STARTING PAGE, TWO HEX CHARACTERS  
01004 \* ENTER STOPPAGE, TWO HEX CHARACTERS  
01005 \*  
01006 \*  
01007 \*  
01008 \* FILE SPECIFICATIONS  
01009 \* ALC := UNDEFINED BIT; AUTOMATIC LEVEL CONTROL  
01010 \* POST := UNDEFINED BIT; MISSING PULSE PROTECT  
01011 \* START SEQUENCE := \$5AFH  
01012 \* CRC := CYCLIC REDUNDENCY CHECK BIT;  $x_{15}+x_{15}+x_2+x_0$   
01013 \* HEADERRECORD := (32 ALC) (START SEQUENCE) (08H)  
01014 \* (16 FILE.ID) (8 # OF GOOD PAGES) (8 POST)  
01015 \* TRAILERECORD := (16 ALC) (START SEQUENCE)  
01016 \* (20H) (8 # OF BAD PAGES) (8 POST)  
01017 \* DUMPAGERECORD := (16 ALC) (START SEQUENCE) (10H)  
01018 \* (8 PAGE #) (2048 DATA) (16 CRC) (8 POST)  
01019 \* CHARECORD := (32 ALC) (START SEQUENCE) (40H)  
01020 \* (8 LENGTH) (1-256 CHARS) (16 CRC) (8 POST)  
01021 \* OTHERECORD := NEITHER HEADER NOR TRAILER RECORD  
01022 \* SUBFILE := (HEADERRECORD) (0-N OTHERECORDS)  
01023 \* FILE := (1-N SUBFILES) (TRAILERECORD)  
01024 \*  
01025 \*  
01026 \* DATA SPECIFICATIONS  
01027 \* SYNCHRONOUS DATA; NO START OR STOP BITS  
01028 \* MSB SENT FIRST (CORRECT ORDER ON SCOPE)  
01029 \* VOICE MESSAGES MAY BE PRESENT BETWEEN FILES  
01030 \*  
01031 \*  
01032 \* AUDIO MODULATION SPECIFICATIONS  
01033 \* DOUBLE-FREQUENCY RETURN-TO-BIAS MODULATION  
01034 \* LOGIC ONE = FIVE ELEMENT PATTERN: 0 1 0 1 0  
01035 \* LOGIC ZERO = FIVE ELEMENT PATTERN: 0 1 0 0 0  
01036 \* LOCAL EL CHEAPO (REALISTIC CTR-34) DOES 1200 BAUD  
01037 \* (DATA RATE EQUALS 1650 BAUD 2-STOP ASYNC)  
01038 \* 0 ERRORS IN 2.6 MILLION BITS RECOVERED  
01039 \* FROM MEMOREX MRX2  
01040 \*

\*  
\*           AUDIO HARDWARE SPECIFICATIONS  
\*   OUTPUT FROM PIA 32 THROUGH 11:1 VOLTAGE DIVIDER  
\*      (4.7K, 47Ω) INTO MIKE JACK  
\*   INPUT FROM SPKR JACK, THROUGH DC-RESTORING  
\*      CIRCUIT AND SCHMIDTT TRIGGER  
\*      (MC14583 PREFERRED) INTO PIA 30  
\*   RECOVERED PULSE PHASE MATTERS, SO USE SWITCH TO  
\*      SELECT PHASE -- BOTH AVAILABLE FROM MC14583

11052  
11053  
11054  
11055  
11056  
11057  
11058

\*  
\*BAUD RATES: 400 800 1200 1600 2000  
\*EQUIV ASYNC: 550 1100 1650 2200 2750  
\*ELEMENT (USEC): 500 250 197 125 100  
\*TOTCNT: 35 18 12 9D 2B  
\*PATDEL: 50 29 18 11 9D  
\*

	*SYSTEM STORAGE			
1051				
1052	8008	A	TTYCON	EQU \$8008
1053	8009	A	TTY	EQU \$8009
1054	8004	A	TP	EQU \$8004
1055	8005	A	TACON	EQU \$8005
1057	001B	A	ESC	EQU \$1B
				ACIA CONTROL
				TTY ACIA
				TAPE FORT
				TAPE CONTROL
				ESCAPE CHAR

01070 \*  
01071 \*  
01072 \*  
01073 \*  
01074 \*  
01075 0004 A EOT EQU 4  
01076 \*  
01077 \*  
01078 \*  
01079 \*  
01080 \* MESSAGES  
01081 \*  
01082 \*  
01083A FCC4 45 A MSG1 FCC /EXORTAPE 4.3/  
A FCC5 53 A  
A FCC6 4F A  
A FCC7 52 A  
A FCC8 54 A  
A FCC9 41 A  
A FCCA 50 A  
A FCCB 45 A  
A FCCC 20 A  
A FCCD 34 A  
A FCCE 2E A  
A FCCF 33 A  
01084A FCD0 04 A FCB EOT  
01085A FCD1 43 A MSG2 FCC /C L D S: /  
A FCD2 20 A  
A FCD3 4C A  
A FCD4 20 A  
A FCD5 44 A  
A FCD6 20 A  
A FCD7 53 A  
A FCD8 3A A  
A FCD9 20 A  
01086A FCDA 04 A FCB EOT  
01087A FCDB 46 A MSG3 FCC /FILE ID: /  
A FCDC 43 A  
A FCDD 4C A  
A FCDE 45 A  
A FCDF 20 A  
A FCE0 43 A  
A FCE1 44 A  
A FCE2 3A A  
A FCE3 20 A  
01088A FCE4 04 A FCB EOT  
01089A FCE5 53 A MSG4 FCC /STARTSTOP PAGES: /  
A FCE6 54 A  
A FCE7 41 A  
A FCE8 52 A  
A FCE9 54 A  
A FCEA 53 A  
A FCEB 54 A  
A FCEC 4F A  
A FCED 50 A  
A FCEE 20 A  
A FCEF 50 A  
A FCF0 41 A  
A FCF1 47 A  
A FCF2 45 A

A	FCF3	53	A		
A	FCF4	3A	A		
A	FCF5	20	A		
108	FCF6	04	A	FCB	EOT
109	FCF7	53	A	MSG5	FCC /SPEED: /
A	FCF8	50	A		
A	FCF9	45	A		
A	FCFA	45	A		
A	FCFB	44	A		
A	FCFC	3A	A		
A	FCFD	20	A		
0t092A	FCFE	04	A	FCB	EOT

1094  
 1095 \* PRINT LINE WITH A PRECEDEDIOG!CR/LF  
 1096 \* X POINTS TO STRING. STRING MUST  
 1097 \* TERMINATE WITH A \$4 CHARACTER.  
 1098  
 1099A FCFF BD F89E A PDATA JSR PCRLF  
 1100A FD02 7E F87E A PDAT1P JMP PDATA1  
 1101  
 1102 \* TINS PROVIDES TAPE "IN'S" FOR MIKBUG KEYBOARD  
 1103 CONTROL OF TAPE SYSTEM  
 1104  
 1105  
 1106 \* ENTER HERE  
 1107  
 1108  
 1109A FD05 8D 03 FD0F EXORT BSR EXOR CALL TAPE ROUTINE VIA A BSR  
 1110A FD07 7E F3A4 A JMP ENT1 RETURN TO EXEC  
 1111  
 1112  
 1113  
 1114  
 1115  
 1116 \* TINS' ERROR ROUTINE  
 1117  
 1118A FD0A 86 3F A ERR LDAA #'? PRINT '?'  
 1119A FD0C BD F875 A JSR OUTCH  
 1120 \* FALL INTO TINS  
 1121  
 1122  
 1123  
 1124 FD0F A EXOR EQU \*  
 1125A FD0F CE 1B29 A TINS LDX #\$1B29 STANDARD SPEED  
 1126A FD12 FF A049 A STX TOTCNT  
 1127 FD15 A SOFT EQU \*  
 1128A FD15 CE FCC4 A TINSS LDX #MSG1 SEND FGM TITLE  
 1129A FD18 8D E5 FCFF TI1 BSR PDATA  
 1130A FD1A CE FCF7 A TIZA LDX #MSG5 SEND SPEED QUESTION  
 1131A FD1D 8D E0 FCFF TI3 BSR PDATA  
 1132A FD1F BD F855 A JSR BYTE INPUT 2 HEX CHARACTERS  
 1133A FD22 81 20 A CMPA #\$20 2000 BAUD?  
 1134A FD24 26 05 FD23 BNE TIN1  
 1135A FD26 CE 0B0D A LDX #\$0B0D  
 1136A FD28 20 22 FD4D BRA TINS  
 1137A FD28 81 16 A TIN1 CMPA #\$16 1600 BAUD?  
 1138A FD2D 26 05 FD34 BNE TIN2  
 1139A FD2F CE 0D11 A LDX #\$0D11  
 1140A FD32 20 18 FD4D BRA TINS  
 1141A FD34 81 12 A TIN2 CMPA #\$12 1200 BAUD?  
 1142A FD36 26 05 FD3D BNE TIN3  
 1143A FD38 CE 1218 A LDX #\$1218  
 1144A FD3B 20 19 FD4D BRA TINS  
 1145A FD3D 81 04 A TIN3 CMPA #\$04 0400 BAUD?  
 1146A FD3F 26 05 FD46 BNE TIN4  
 1147A FD41 CE 3559 A LDX #\$3559  
 1148A FD44 20 07 FD4D BRA TINS  
 1149A FD46 81 02 A TIN4 CMPA #\$08  
 1150A FD48 26 C0 FD0A BNE ERR NOT A VALID SPEED  
 1151A FD4A CE 1B29 A LDX #\$1B29 800 BAUD IS NORMAL

000 031 MIKBUG 2.0 WITH AUDIO CASSETTE

1185A	FD90	20	04	FD96	LOADV	BRA	LOAD2	
1186A	FD92	86	01	A	CHECK	LDAA	#\$01	INSERT CHECK COMMAND
1187A	FD94	20	02	FD98		BRA	C12	
1188A	FD96	86	E7	A	LOAD2	LDAA	#\$E7	INSERT LOAD COMMAND
1189A	FD98	B7	A043	A	C12	STAA	CL	(STORE B INDEXED)
1190A	FD9B	7F	A04C	A		CLR	CLL	NOP/ZERO DISPLACEMENT
1191A	FD9E	86	33	A		LDAA	#\$39	INSERT RTS
1192A	FDA0	B7	A04D	A		STAA	CLLL	
1193						*	FALL INTO GETLOAD	
1195						*		
1196						*	GETLOAD SEARCHES FOR THE DESIRED FILE,	
1197						*	THEN LOADS IT INTO RAM	
1198						*		
1199						*	RAM: Q, R, S, H, L (SCRATCH)	
1200						*	TOTCNT, FIDH, FIDL (PERM)	
1201						*		
1202A	FDA3	BD	FF7B	A	GETLOA	JSR	LSETUP	SET UP PIA
1203A	FDA6	8D	5E	FE06		BSR	GETFIL	SEARCH FOR CORRECT FILE
1204A	FDA8	27	22	FDCC		BEQ	GET4	OUT IFF ESCAPED
1205A	FDAA	8D	54	FE00	GET2	BSR	STARTV	GET THE NEXT RECORD-TYPE
1206A	FDAC	27	1E	FDCC		BEQ	GET4	OUT IF ESCAPE
1207A	FDAE	C1	20	A		CMPB	#\$20	TRAILERECORD?
1208A	FDB0	27	0A	FDCC		BEQ	GET1	
1209A	FDB2	C1	10	A		CMPB	#\$10	DUMPAGERECORD?
1210A	FDB4	26	F4	FDAA		BNE	GET2	
1211A	FDB6	8D	15	FDCC		BSR	DUMPR	BRING IT IN!
1212A	FDB8	27	12	FDCC		BEQ	GET4	CUT IFF ESCAPE
1213A	FDBA	20	EE	FDAA		BRA	GET2	
1214A	FDBC	7D	A053	A	GET1	TST	V	CHECK PAGE COUNT
1215A	FD2F	27	0B	FDCC		BEQ	GET4	
1216A	FDC1	2B	04	FDC7		BMI	GET3	
1217A	FDC3	86	2D	A		LDAA	#'-	'-' FOR MISSING PAGE(S)
1218A	FDC5	20	02	FDC9		BRA	GET5	
1219A	FDC7	86	23	A	GET3	LDAA	#'+	'+' FOR EXTRA PAGE(S)
1220A	FDC9	BD	F875	A	GET5	JSR	OUTCH	PRINT IT!
1221A	FDCC	36			GET4	RTS		RETURN

1224 \*  
 1225 \* DUMPR BRINGS IN A DUMPAGE RECORD  
 1226 \*  
 1227 \* RAM: H, L (SCRATCH)  
 1228 \* REGS: ACCA, ACCB (SCRATCH); IX (PERM)  
 1229 \* EXIT: FALLS INTO CRCK  
 1230 \*  
 1231A FDCD 8D 2E FDFF DUMPR BSR LDV GET PAGE NUMBER  
 1232A FDCF F7 A04E A STAB H )  
 1233A FDD2 7F A04F A CLR L ) LOAD IX!  
 1234A FDD5 FE A04E A LDX H )  
 1235A FDD8 8D 23 FDFF DUM1 BSR LDV  
 1236A FDDA 27 49 FE25 BEQ GE OUT IFF ESCAPE  
 1237A FDDC 8D A04B A JSR CL CHECK, OR LOAD  
 1238A FDDF 08 INX STORAGE PTR  
 1239A FDE0 7C A04F A INC L BYTE COUNT  
 1240A FDE3 26 F3 FDD8 BNE DUM1  
 1241A FDES 7A A053 A DEC V PAGE COUNT  
 1242 \* FALL INTO CRCK  
 1243 \*  
 1244 \* CRCK CHECKS THE CRC AND PRINTS A CHAR  
 1245 \*  
 1246 \*  
 1247 \* RAM: Q, R, S, TOTCNT (FROM LOADBYTE)  
 1248 \* REGS: ACCA (SCRATCH), ACCB (FROM LOADBYTE)  
 1249 \*  
 1250A FDE3 8D 13 FDFF CRCK BSR LDV ) INPUT CRC CHARS  
 1251A FDEA 8D 11 FDFF BSR LDV )  
 1252A FDEC 8E A051 A LDAA R CHECK CRC REGISTERS  
 1253A FDEF BA A052 A ORAA S  
 1254A FDF2 26 04 FDF8 BNE CRCK1  
 1255A FDF4 86 47 A LDAA #'G PRINT G FOR GOOD CRC  
 1256A FDF6 20 02 FDFA BRA CRCK2  
 1257A FDF8 86 42 A CRCK1 LDAA #'B PRINT B FOR BAD CRC  
 1258A FDFA 7E FF78 A CRCK2 JMP TTY01 PRINT IT!  
 1259A FDFF 7E FF6F A LDV JMP LOADBV GET A TAPE BYTE IN ACCB  
 1261A FE00 20 24 FE25 STARTV BRA STARTP

1263 \*  
 1264 \* GETFILE LOOKS FOR:  
 1265 \* 1) A START SEQUENCE  
 1266 \* 2) A HEADERECORD TYPE  
 1267 \* 3) A FILE ID MATCH WITH FIDH, FIDL  
 1268 \* AND RETURNS WHEN FOUND, OR ESCAPED  
 1269 \*  
 1270 \* REGS: ACCA, ACCB (SCRATCH ONLY)  
 1271 \*

01272A	FE02	86	58	A	G1	LDAA	#'X	INDICATE WRONG FILE FOUND
01273A	FE04	8D	F4	FDF		BSR	CRCKZ	SEND CHAR TO TTY
01274A	FE06	8D	1E	FE26	GETFIL	BSR	STARTF	
01275A	FE08	27	1B	FE25		BEQ	G2	OUT IFF ESCAPE
01276A	FE0A	C1	03	A		CMPB	#\$03	HEADERECORD-TYPE?
01277A	FE0C	26	F8	FE06		BNE	GETFIL	BRANCH IF NOT
01278A	FE0E	8D	ED	FDFD		BSR	LDV	GET BYTE IN ACCB
01279A	FE10	F1	A045	A		CMPB	FIDH	GOOD FILE ID(H) ?
01280A	FE12	29	ED	FE02		BNE	G1	
01281A	FE15	8D	ES	FDFD		BSR	LDV	
01282A	FE17	F1	A046	A		CMPB	FIDL	GOOD FILE ID(L) ?
01283A	FE1A	29	ES	FE02		BNE	G1	
01284A	FE1C	86	49	A		LDAA	#'H	INDICATE HEADER FOUND
01285A	FE1E	8D	DA	FDF		BSR	CRCKZ	
01286A	FE20	8D	DB	FDFD		BSR	LDV	
01287A	FE22	F7	A053	A		STAB	V	STORE PAGE COUNT
01288A	FE25	39			G2	RTS		

01289 \*

01290 \*

01291 \* STARTFIND LOOKS FOR THE 16-BIT START SEQUENCE 89A  
 01292 \* RETURNS WITH THE NEXT BYTE, THE RECORD TYPE,  
 01293 \* IN G AND ACCB.

01294 \*

01295	*	RAM: Q, R, S, TOTCNT (PERM); H (SCRATCH)
01296	*	REGS: ACCA, ACCB (SCRATCH ONLY)
01297	*	EXIT: FALLS INTO LOADBYTE, WHICH
01298	*	FALLS INTO LOADBIT, WHICH
01299	*	FALLS INTO CRC
01300	*	ESCAPE: ESC IN COMMAND PORT GETS OUT
01301	*	(TEST DONE IN CRC)
01302	*	

01303A	FE26	7F	A04E	A	STARTF	CLR	H	ACCUMULATES 16 BITS
01304A	FE29	7F	A050	A		CLR	Q	
01305A	FE2C	78	A050	A	STA1	ASL	Q	SHIFT THE 16-BIT REGISTER
01306A	FE2F	73	A04E	A		ROL	H	
01307A	FE32	8D	24	FE58		BSR	LOADBI	
01308A	FE34	27	EF	FE25		BEQ	G2	OUT IFF ESCAPED
01309A	FE36	B6	A04E	A		LDAA	H	
01310A	FE39	F6	A050	A		LDAB	Q	
01311A	FE3C	81	89	A		CMPA	#\$89	START SEQUENCE
01312A	FE3E	29	EC	FE2C		BNE	STA1	
01313A	FE40	C1	AF	A		CMPB	#\$AF	
01314A	FE42	29	E8	FE2C		BNE	STA1	
01315A	FE44	7F	A051	A	STA2	CLR	R	CLEAR THE CRC REGISTERS
01316A	FE47	7F	A052	A		CLR	S	

01317 \* FALL INTO LOADBYTE TO RETURN A BYTE

1320  
 1321  
 1322  
 1323 \* LOADBYTE RECOVERS OF DATA IN Q AND ACCB, AND DOES CRC  
 1324 \*  
 1325 \* RAM: Q, R, S, TOTCNT (PERM)  
 1326 \* REGS: ACCA, ACCB (SCRATCH ONLY)  
 1327 \* EXIT: FALLS INTO LOADBIT, WHICH  
 \* FALLS INTO CRC  
 1328A FE4A CS 92 A LOADBY LDAB #\$02 SET STOP  
 1329A FE4C F7 A050 A STAB G  
 1330A FE4F 8D 07 FE58 LOAD1 BSR LOADBI  
 1331A FE51 27 D2 FE25 BEQ G2 OUT IFF ESCAPE  
 1332A FE53 78 A050 A ASL Q STOP? INTO CARRY?  
 1333A FE55 24 F7 FE4F BCC LOAD1 BRANCH IF NO  
 1334 \* FALL INTO LOADBIT FOR LAST BIT  
 1335 \*  
 1336 \*  
 1337 \* LOADBIT RECOVERS ONE BIT OF DATA IN Q AND ACCB,  
 1338 \* AND DOES CRC IN R AND S  
 1339 \*  
 1340 \* RAM: Q, R, S, TOTCNT (PERM)  
 1341 \* REGS: ACCA, ACCB (SCRATCH ONLY)  
 1342 \* EXIT: BRANCHES OR FALLS INTO CRC ROUTINE  
 1343 \* DATA BIT GOES INTO Q LSB  
 1344 \*  
 01345A FE53 5F LOADSI CLR3  
 01346A FE53 5A LOADBS DECB  
 01347A FESA 27 1F FE7B BEQ LOAD2S  
 01348A FESC 8D 43 FE41 BSR TAIN1V GET TAPE DATA IN CARRY  
 01349A FE5E 25 F9 FE59 BCS LOADBS WAIT FOR LOW  
 01350A FE69 5A LOADB2 DECB  
 01351A FE61 27 18 FE73 BEQ LOADBS  
 01352A FESC 8D 3C FE41 BSR TAIN1V WAIT FOR HIGH  
 01353A FE66 24 F9 FE69 BCC LOADB2 ') (FRONT OF SYNC EL)  
 01354A FE67 F6 A049 A LDAB TOTCNT 3.5 ELS DELAY  
 01355A FESA 5A LOADB3 DECB  
 01356A FE68 27 0E FE73 BEQ LOADBS  
 01357A FESD 8D 32 FE41 BSR TAIN1V ') WAIT FOR LOW  
 01358A FESP 25 F9 FESA BCS LOADB3 ') (END OF SYNC EL)  
 01359A FE71 5A LOADB4 DECB  
 01360A FE72 27 07 FE73 BEQ LOADBS DONE YET?  
 01361A FE74 8D 2B FE41 BSR TAIN1V  
 01362A FE76 24 F9 FE71 BCC LOADB4  
 01363A FE78 7C A050 A ENC Q STORE A 16-BIT  
 01364A FE7B B6 A050 A LOADB5 LDAA Q GET DATA FOR CRC  
 01365 \* FALL INTO CRC1

\* \* CRC ENTERS A BIT INTO CRC REGISTERS R AND S  
\* \* USES CRC POLYNOMIAL: X<sub>16</sub> + X<sub>15</sub> + X<sub>2</sub> + X<sub>0</sub>

\* ENTRY: ACCA HOLDS NEW BIT  
\* RAM: R, S (PERM)  
\* REGS: ACCA, ACCB (SCRATCH)  
\* EXIT: ACCB = Q, Z=1 IFF ESC

\*

1377A	FE7E	46	CRC1	RORA	LSB INTO CARRY
1378A	FE7F	46		RORA	CARRY INTO MSB
1379A	FE80	84 80	A CRC2	ANDA #\\$80	MASK MSB (DATA BIT)
1380A	FE82	B8	A051	A EORA R	ENTER DATA BIT
1381A	FE85	F6	A052	A LDAB S	
1382A	FE88	58		A ASLB	SHIFT 16 BITS LEFT
1383A	FE89	43		A ROLA	
1384A	FE8A	24 04	FE80	BCC CRC3	IF B16 HIGH . . .
1385A	FE8C	88 30	A	EORA #\\$30	ENTER CRC POLYNOMIAL
1386A	FE8E	C8 05	A	EORB #\\$05	
1387A	FE90	B7	A051	A CRC3 STAA R	
1388A	FE93	F7	A052	A STAB S	
1389A	FE98	F6	A050	A LDAB Q	
1390A	FE99	BD FF75	A	JSR TTYIN1	CHECK FOR ESCAPE
1391A	FE9C	84 7F	A	ANDA #\\$7F	MASK PARITY
1392A	FE9E	81 1B	A	CMPA #\\$ESC	
1393A	FEA9	39		RTS	
1394A	FEA1	7E FF63	A TAIN1V	JMP TAIN1	

1397  
 1398  
 1399  
 1400        \* BYTEOUT SENDS BYTE IN ACCA TO TAPE  
 1401  
 1402        \* RAM: R, S (CHANGED IN CRC)  
 1403        \* REGS: ACCA, ACCB (DESTROYED)  
 1404        \* EXIT: ACCA = 0, ACCB UNDEFINED  
 1405  
 1406  
 1407A FEAA 36        \* ACCA = DATA BYTE (SHIFTED)  
 1408A FEAS 8D D9 FE80        \* ACCB = RECORDING PATTERN (ONE BIT)  
 1409A FEAT 32  
 1410A FEAB 0D  
 1411A FEAC 43  
 1412A FEAD 20 06 FEB2  
 1413A FEAE 8D D0 FE80  
 1414A FEAC 32        BY1        BY2        SAVE THE DATA BYTE  
 1415A FEAD 36        PULA        BSR        ) DO THE CRC FIRST  
 1416A FEAE 8D D0 FE80        PSHA        SEC        RECOVER THE DATA BYTE  
 1417A FE30 32        BSR        ROLA        SET STOP  
 1418A FE31 43        PULA        BY2        DATA BIT INTO CARRY  
 1419A FE32 C6 0A        ASLA        LDAB        RECOVER FROM DONE TEST  
 1420A FEB4 BD FF6C        A BY3        JSR        SAVE SHIFTING BYTE  
 1421A FEB7 37        PSHB        TAOU1        PULA  
 1422A FEB8 F6 A04A        LDAB        PATDEL        ASLA  
 1423A FEBB 5A        BY4        DECB        RECORDING PATTERN  
 1424A FEB3 26 FD FEB3        BNE        BY4        SEND ACCB TO TAPE  
 1425A FEBE 33        PULB        JSR        SAVE PATTERN  
 1426A FEBF 53        ROLB        TAOU1        ELEMENT DELAY  
 1427A FEC0 24 F2 FEB4        BCC        BY3        BRANCH IF ELEMENT NOT DONE  
 1428A FEC2 35        PSHA        LDAB        RECOVER PATTERN  
 1429A FEC3 48        ASLA        BNE        BY1        NEXT ELEMENT (DATA FROM CARRY)  
 1430A FEC4 26 E6 FEAC        INS        RTS        BRANCH IF PATTERN NOT DONE  
 1431A FEC5 31        BY5        RTS        SAVE DATA BYTE BEFORE TEST  
 1432A FEC7 33        RTS        RTS        TEST ACCA  
 1433A FEC8 31        RTS        RTS        BRANCH IF BYTE NOT DONE  
 1434A FEC9 31        RTS        RTS        RESTORE STACK

1435 \*  
 1436 \* PREAMBLE SENDS OUT ALC BITS, AND THE START SEQUENCE,  
 1437 \* THEN INITIATES THE CRC REGISTERS  
 1438 \*  
 1439 \* RAM: R, S (CHANGED)  
 1440 \* REGS: ACCA, ACCB (DESTROYED)  
 1441 \* EXIT: ACCA = 0, ACCB UNDEFINED  
 1442 \*

1443A	FEC8	8D	2E	FEF8	PREAMB	BSR	BYTOV1	ALC BITS
1444A	FECA	8D	2C	FEF8		BSR	BYTOV1	
1445A	FECC	86	83	A		LDAA	#\$83	START SEQUENCE (H)
1446A	FECE	8D	28	FEF8		BSR	BYTOV1	
1447A	FED0	86	AF	A		LDAA	#\$AF	START SEQUENCE (L)
1448A	FED2	8D	24	FEF8		BSR	BYTOV1	
1449A	FED4	7F	A051	A		CLR	R	) CLEAR THE CRC REGISTERS
1450A	FED7	7F	A052	A		CLR	S	) (
1451A	FEDA	39				RTS		

1453 \*  
 1454 \* HEADERECD SENDS ALC BITS, THE START SEQUENCE,  
 1455 \* HEADERECD-TYPE, FILE ID, AND THE NUMBER OF  
 1456 \* PAGES TO BE DUMPED  
 1457 \*  
 1458 \* RAM: FIDH, FIDL (UNMODIFIED)  
 1459 \* R, S (CHANGED)  
 1460 \* REGS: ACCA, ACCB (DESTROYED)  
 1461 \* EXIT: ACCA = 0, ACCB UNDEFINED  
 1462 \*

1463A	FEDB	8D	1B	FEF8	HEADER	BSR	BYTOV1	ALC BITS
1464A	FEDD	8D	19	FEF8		BSR	BYTOV1	
1465A	FEDF	8D	E7	FECS		BSR	PREAMB	START A RECORD
1466A	FEE1	86	03	A		LDAA	#\$03	HEADERTYPE
1467A	FEE3	8D	13	FEF8		BSR	BYTOV1	
1468A	FEE5	BS	A045	A		LDAA	FIDH	FILE ID(H)
1469A	FEE8	8D	0E	FEF8		BSR	BYTOV1	
1470A	FEEA	B6	A046	A		LDAA	FIDL	FILE ID(L)
1471A	FEED	8D	09	FEF8		BSR	BYTOV1	
1472A	FEFF	B6	A048	A		LDAA	STOPPG	STOPPAGE
1473A	FEF2	B6	A047	A		SUBA	STARTP	STARTPAGE
1474A	FEF5	4C				INCA		
1475A	FEF6	8D	00	FEF8		BSR	BYTOV1	SEND # PAGES
1476A	FEF8	7E	FF72	A	BYTOV1	JMP	BYTEOV	EXTRA BITS

1479 \*  
 1480 \* TRAILERECORD SENDS A TRAILERECORD TO TAPE  
 1481 \*  
 1482 \* RAM: R, S (PERM)  
 1483 \* REGS: ACCA, ACCB (DESTROYED)  
 1484 \*  
 1485A FEFB 8D C3 FEC8 TRAILR BSR PREAMB START A RECORD  
 1486A FEF0 86 20 A LDAA #520 TRAILERECORD TYPE  
 1487A FEFF 8D F7 FEF8 BSR BYTOV1  
 1488A FF01 20 F5 FEF8 BRA BYTOV1 EXTRA BITS  
 1489 \*  
 1490 \* DUMPAGERECORD SENDS THE START SEQUENCE, DUMPAGE-TYPE,  
 1491 \* PAGE NUMBER, 2048 BITS DATA, AND THE CRC CHARACTER  
 1492 \*  
 1493 \*  
 1494 \* RAM: H, R, S (PERM); L (SCRATCH)  
 1495 \* REGS: ACCA, ACCB (DESTROYED), NEW IX  
 1496 \* EXIT: ACCA = 0  
 1497 \*  
 1498A FF03 8D C3 FEC8 DUMPAG BSR PREAMB START A RECORD  
 1499A FF05 86 10 A LDAA #510 DUMPAGE TYPE  
 1500A FF07 8D EF FEF8 BSR BYTOV1  
 1501A FF03 26 A04E A LDAA H SEND PAGE NUMBER  
 1502A FF0C 8D EA FEF8 BSR BYTOV1  
 1503A FF0E 7F A04F A CLR L DO ENTIRE PAGE  
 1504A FF11 FE A04E A LDX H POINT AT THE DATA  
 1505A FF14 A8 00 A DUMP1 LDAA 0,X  
 1506A FF16 8D E0 FEF8 BSR BYTOV1 SEND DATA  
 1507A FF18 08 INX  
 1508A FF19 7C A04F A INC L BYTE CTR  
 1509A FF1C 26 F8 FF14 BNE DUMP1  
 1510A FF1E 8D 07 FF27 BSR SENCRG  
 1511A FF20 88 44 A LDAA #'D PRINT D FOR EACH PAGE DUMPED  
 1512A FF22 8D 54 FF78 BSR TTY01  
 1513A FF24 4F CLRA  
 1514A FF25 20 D1 FEF8 BRA BYTOV1 EXTRA BITS

1517 \*  
 1518 \* SENCRC SENDS THE CRC REGISTERS TO TAPE  
 1519 \*  
 1520 \* RAM: R, S (FREED AFTER THIS); L (SCRATCH)  
 1521 \* REGS: ACCA, ACCB (DESTROYED)  
 1522 \*  
 1523A FF27 B6 A052 A SENCRC LDAA S  
 1524A FF2A B7 A04F A STAA L TEMPORARY CRC(L) STORAGE  
 1525A FF2D B6 A051 A LDAA R  
 1526A FF30 8D CS FEF8 BSR BYTOV1 SEND CRC(H)  
 1527A FF32 B6 A04F A LDAA L  
 1528A FF35 20 C1 FEF8 BRA BYTOV1 SEND CRC(L)  
 1530 \*  
 1531 \* MASTERDUMP SENDS A COMPLETE FILE TO TAPE:  
 1532 \* HEADERECD, DUMPAGERECD (1-256), TRAILERECRD  
 1533 \*  
 1534 \* RAM: STARTP, STOPPG (UNMODIFIED)  
 1535 \* H, L (TEMP)  
 1536 \* REGS: NEW EVERYTHING  
 1537 \*  
 1538A FF37 8D 45 FF7E MASTER BSR DSETUP SETUP DUMP PORT  
 1539A FF39 8D A0 FEDB BSR HEADER SEND HEADERECD  
 1540A FF3B B6 A047 A LDAA STARTP GET STARTPAGE  
 1541A FF3E B7 A04E A STAA H PRESENT PAGE  
 1542A FF41 7A A04E A DEC H  
 1543A FF44 7C A04E A MAST1 INC H  
 1544A FF47 8D EA FF03 BSR DUMPAG  
 1545A FF49 B6 8003 A LDAA TTY  
 1546A FF4C 84 7F A ANDA #87F  
 1547A FF4E 81 13 A CMPA #ESC  
 1548A FF50 27 08 FFEA BEQ MAST3  
 1549A FF52 FS A048 A LDAB STOPPG GET STOPPAGE  
 1550A FF55 F1 A04E A CMPB H PRESENT PAGE  
 1551A FF58 26 EA FF44 BNE MAST1 BRANCH IF NOT DONE  
 1552A FF5A 8D SF FEFB MAST3 BSR TRAILR SEND TRAILERECRD  
 1553A FF5C 33 MAST2 RTG RETURN  
 1555A FF5D 7F 8005 A SETUP CLR TACON INTO DATA DIRECTION REG.  
 1556A FF60 86 04 A LDAA #804 B2 AN OUTPUT, REST INPUTS  
 1557A FF62 B7 8004 A STAA TP (ONLY B0 USED FOR INPUT)  
 1558A FF63 B7 8005 A STAA TACON BACK TO DATA REGISTER  
 1559A FF65 33 RTG

562 \*  
 563 \* VECTORS- IN OTHER VERSIONS OF THIS TAPE  
 564 \* INTERFACE THESE VECTORS WILL BE IMPLEMENTED  
 565 \* IN RAM TO ALLOW THE USER ACCESS TO  
 566 \* THE TAPE SYSTEM.  
 567 \*

568A	FF63	7E	FF81	A	TAIN1	JMP	TAIN2	TAPE IN PORT VECTOR
569A	FF9C	7E	FF9E	A	TAOU1	JMP	TAOU2	TAPE OUT PORT VECTOR
570A	FF6F	7E	FE4A	A	LOADBV	JMP	LOADBY	TAPE BYTE IN VECTOR
571A	FF72	7E	FEA4	A	BYTEOV	JMP	BYTEOU	TAPE BYTE OUT VECTOR
572A	FF75	7E	FF86	A	TTYIN1	JMP	TTYIN2	CONTROL IN PORT VECTOR
573A	FF78	7E	FF8A	A	TTY01	JMP	TTY02	CONTROL OUT PORT VECTOR
574A	FF7B	7E	FF5D	A	LSETUP	JMP	SETUP	TAPE OUT PIA INIT
575A	FF7E	7E	FF5D	A	DSETUP	JMP	SETUP	TAPE IN PIA INIT
576				*				
577				*				
578A	FF81	B6	<u>8004</u>	A	TAIN2	LDAA	TP	ACCA FROM TAPE
579A	FF84	46				RORA		DATA BIT IN CARRY
580A	FF85	39				RTS		
582A	FF86	B6	<u>8009</u>	A	TTYIN2	LDAA	TTY	ACCA FROM ACIA
583A	FF83	39				RTS		
585A	FF8A	B7	<u>8009</u>	A	TTY02	STAA	TTY	SEND ACCA TO ACIA
586A	FF8D	39				RTS		
588A	FF8E	F7	<u>8004</u>	A	TAOU2	STAB	TP	ACCB TO TAPE
589A	FF81	35				RTS		

1532  
 1533 \* \*\*\*\*\* COPYRIGHT (C) 1977 MOTOROLA INC - AUSTIN TEXAS  
 1534  
 1535  
 1536 \*\*\*\*\*  
 1537  
 1538 \* UNSIGNED MULTIPLY -----  
 1539  
 1600 \* THIS ROUTINE MULTIPLIES THE UNSIGNED NUMBER IN THE  
 1601 A REGISTER WITH THE UNSIGNED NUMBER IN THE B  
 1602 REGISTER AND PUTS THE ANSWER IN THE CONCATENATED  
 1603 A:B WHERE A IS THE MSB. THE ROUTINE IS  
 1604 RE-ENTRANT AND POSITION INDEPENDENT AS WELL  
 1605 AS BEING ROMABLE. THE X REGISTER IS DESTROYED  
 1606 BY THE ROUTINE.  
 1607  
 1608 \* DURING EXECUTION THE STACK CONTAINS:  
 1609 0,X = LOOP COUNTER  
 1610 1,X = MULTIPLIER (B REG ON ENTRY)  
 1611  
 1612 \* THE ALGORITHM USED MAY NOT APPEAR THE FASTEST  
 1613 ON PAPER BECAUSE IT ALWAYS REQUIRES 8 PASSES  
 1614 THRU THE LOOP BUT BECAUSE OF THE FACT ALL  
 1615 CALCULATIONS CAN BE DONE IN THE REGISTERS IT  
 1616 IS FASTER EXCEPT FOR WHEN THE MULTIPLICAND  
 1617 IS VERY SMALL (<10). THE METHOD IS A SHIFT AND  
 1618 ADD TECHNIQUE THAT BEGINS WITH THE MS BIT  
 1619 AND WORKS DOWN TO THE LS BIT.  
 1620  
 1621 \* EXECUTION TIME: (29 + ZEROES\*19 + ONES\*26) CYCLES  
 1622 WHERE ZEROES AND ONES ARE THE 0'S AND 1'S IN  
 1623 THE A-REG ON CALL.  
 1624  
 1625 \* AVERAGE EXECUTION TIME: 209 CYCLES  
 1626  
 1627  
 1628 \*\*\*\*\*  
 1629  
 1630A FF92 37 MUL PSHB PUT MULTIPLIER ON THE STACK  
 1631A FF93 C6 08 A LDAB #8 PUT COUNTER ON STACK  
 1632A FF95 37 PSHB  
 1633A FF96 30 TSX SET X TO POINT TO STACK  
 1634A FF97 5E CLR B CLEAR PLACE TO START ANSWER  
 1635A FF98 58 ASLB SHIFT ANS. 1 LEFT AND INTO A  
 1636A FF99 43 ROLA SHIFT WHAT'S LEFT OF THE MULTIPLI  
 1637A FF9A 24 04 FFA0 BCC ML2 BRANCH IF NO ADD NEEDED  
 1638A FF9C EB 91 A ADDB 1,X ADD MULTIPLIER AT THIS POSITION  
 1639A FF9E 89 09 A ADCA #9 ADD CARRY TO A IF ANY  
 1640A FFA0 6A 00 A ML2 DEC 0,X DONE?  
 1641A FFA2 26 F4 FF98 BNE ML1 NOPE  
 1642A FFA4 31 INS YES, CLEAN UP THE STACK  
 1643A FFA5 31 INS  
 1644A FFA6 39 RTS

1646  
 1647  
 1648  
 1649  
 1650  
 1651  
 1652  
 1653  
 1654  
 1655  
 1656  
 1657  
 1658  
 1659  
 1660  
 1661  
 1662  
 1663  
 1664  
 1665  
 1666  
 1667  
 1668  
 1669  
 1670  
 1671  
 1672  
 1673  
 1674  
 1675  
 1676  
 1677  
 1678  
 1679  
 1680A FFA7 34  
 1681A FFA8 30  
 1682A FFAB SF 00 A  
 1683A FFAB 4D  
 1684A FFAC 2A 03 FFB1  
 1685A FFAE 40  
 1686A FFAD 6C 00 A  
 1687A FF21 5D SML1  
 1688A FF32 2A 03 FFB7  
 1689A FF24 50  
 1690A FF25 6C 90 A  
 1691A FF37 8D D9 FF92 SML2  
 1692A FFBB 30  
 1693A FFBA 66 90 A  
 1694A FFBC 24 04 FFC2  
 1695A FFBE 40  
 1696A FFBF 30  
 1697A FFC0 82 00 A  
 1698A FFC2 31  
 1699A FFC3 33

\*  
 \*\*\*  
 \*  
 \* SIGNED MULTIPLY -----  
 \*  
 \* THIS ROUTINE MULTIPLIES THE TWO SIGNED NUMBERS IN  
 \* THE A AND B REGISTERS AND PUTS THE SIGNED  
 \* 16 BIT ANSWER IN THE CONCATENATED A:B WHERE  
 \* THE A REGISTER IS THE MSB. THIS ROUTINE DESTROYS  
 \* THE CALLER'S X-REGISTER.  
 \*  
 \* DURING EXECUTION THE STACK CONTAINS:  
 \* 0,X = FLAG  
 \*  
 \* THE ROUTINE IS PURE, RE-ENTRANT AND POSITION INDEPE  
 \*  
 \* THE METHOD USE EVALUATES EACH ARGUMENT AND IF IT  
 \* IS NEGATIVE IT IS 2'S COMPLEMENTED AND THE FLAG IS  
 \* INCREMENTED. IF AFTER EVALUATING BOTH ARGUMENTS THE  
 \* FLAG IS EVEN (0 OR 2) THEN THE ANSWER WILL BE POSI  
 \* ELSE, THE ANSWER WILL NEED TO BE 2'S COMPLEMENTED.  
 \* UNSIGNED MULTIPLY ROUTINE IS USED TO MULTIPLY THE  
 \* CORRECTED REGISTERS  
 \*  
 \* AVERAGE EXECUTION TIMES:  
 \* A-REG B-REG  
 \* + + 268 AVERAGE  
 \* + - 283 AVERAGE  
 \* - + 283 AVERAGE  
 \* - - 286 AVERAGE  
 \*  
 \*  
 \*\*\*  
 \*

	SMUL	DES	CARVE OUT A PLACE ON THE STACK
1681A	TSX	GET POINTER TO THAT PLACE	
1682A	CLR 0,X	CLEAR FLAG	
1683A	TSTA	CHECK MULTIPLIER	
1684A	BPL SML1	POSITIVE, NO COMP. NEEDED	
1685A	NEGA	2'S COMP. ARGUMENT	
1686A	INC 0,X	INCR FLAG	
1687A	TSTB	TEST OTHER ARG	
1688A	<del>BSR</del> SML2	NO COMP NEEDED	
1689A	NEGB	2'S COMP ARGUMENT	
1690A	INC 0,X	INCR FLAG	
1691A	BSR MUL	GO DO UNSIGNED MULTIPLY	
1692A	TSX	GET BACK PTR TO FLAG	
1693A	ROR 0,X	SEE IF FLAG IS EVEN OR ODD	
1694A	BCC SML3	EVEN ANSWER IS OKAY 'CAUSE ITS F	
1695A	NEGA	DBL PRECISION 2'S COMP	
1696A	NEGB		
1697A	SBCA #0		
1698A	INS	CLEANUP STACK	
1699A	RTS	RETURN TO CALLER	

1701  
 1702  
 1703  
 1704  
 1705  
 1706  
 1707  
 1708  
 1709  
 1710  
 1711  
 1712  
 1713  
 1714  
 1715  
 1716  
 1717  
 1718  
 1719  
 1720  
 1721  
 1722  
 1723  
 1724  
 1725  
 1726  
 1727  
 1728  
 1729  
 1730  
 1731  
 1732  
 1733  
 1734  
 1735  
 1736  
 1737  
 1738  
 1739  
 1740  
 1741  
 1742  
 1743  
 1744

\*\*\*\*\*

\* POSITIVE DIVIDE -----

\*

\* THIS ROUTINE DIVIDES THE 16 BIT POSITIVE DIVIDE  
 IN THE A:B REGISTERS (A IS THE MSB) BY AN 8  
 BIT POSITIVE DIVISOR POINTED TO BY THE X-REGISTER.  
 THE QUOTIENT IS IN B ON EXIT AND THE REMAINDER  
 IS IN THE A-REGISTER. THE X-REGISTER IS  
 DESTROYED.

\* IF DIVISION BY ZERO WAS ATTEMPTED OR THE  
 QUOTIENT WILL NOT FIT IN 8 BITS THE OVERFLOW  
 BIT IS SET ON EXIT. ALSO V IS SET IF EITHER  
 THE DIVIDEND OR THE DIVISOR IS NEGATIVE ON CALL.  
 OTHERWISE V IS CLEARED.

\*

\*

\* THE ROUTINE IS PURE, RE-ENTRANT AND POSITION INDEPENDENT

\*

\* DURING EXECUTION THE STACK CONTAINS

\* 9,X = LOOP COUNTER  
 \* 1,X = DIVISOR  
 \* 2,X = DIVIDEND MSB (ONLY USED FOR TEMP STORE)

\*

\* THE METHOD USED IS NON RESTORING DIVIDE WHERE THE  
 DIVIDEND AND DIVISOR ARE KNOWN TO BE POSITIVE. THIS  
 METHOD PROVED FASTEST SINCE IT CAN BE CARRIED OUT  
 ESSENTIALLY IN THE ACCUMULATORS. THE ALGORITHM TRIES  
 TO GET THE REMAINDER AS NEAR ZERO AS POSSIBLE  
 AND SOMETIMES ADDS THE DIVISOR AND SOMETIMES  
 SUBTRACTS IT DEPENDING ON WHICH SIDE OF ZERO THE  
 PARTIAL REMAINDER RESIDES AT ANY TIME. FOR MORE  
 INFO READ: 'AN ALGORITHM FOR NON RESTORING DIVISION'  
 S. SANYAL ; 'COMPUTER DESIGN' /MAY 1977.

\*

\* EXECUTION TIME AVERAGE (NO OVERFLOWS): 289 CYCLES  
 THIS TIME IS RELATIVELY INDEPENDENT OF THE  
 CALLING VALUES.

\*

01745A FFC4 38	DIV	PSHA	SAVE DIVIDEND MSB A SECOND
01746A FFCE A6 00 A	LDAA	9,X	FETCH THE DIVISOR
01747A FFC7 28 29 FFF2	BMI	DIVOVZ	NEGATIVE DIVISOR IS A NO-NO
01748A FFC9 36	PSHA		PUSH IT
01749A FFCA 86 08 A	LDAA	#8	PUSH LOOP CTR
01750A FFCC 39	PSHA		
01751A FFCD 30	TSX		POINT X TO STACK
01752A FFCE A6 02 A	LDAA	2,X	RESTORE ORIGINAL DIVIDEND MSB
01753A FFD0 A1 01 A	CMPA	1,X	WILL QUOTIENT OVERFLOW? (ALS D)
01754A FFD2 24 1C FFFF?	BCC	DIVOVF	YES, GO SET V AND EXIT
01755A FFD4 58	DLOOP	ASLB	SHIFT DIVIDEND-ANSWER LEFT
01756A FFD5 49		ROLA	
01757A FFD6 24 04 FFDC	BCC	DLZ	IS DIVIDEND MS BIT SET?
01758A FFD8 AB 01 A	ADDA	1,X	YES, ADD DIVISOR TO MSB

1759A FFDA 20 03 FFDF		BRA	DL3	
1760A FFDC A0 01	A DL2	SUBA	1,X	NO, SUB DIVISOR FROM MSB
1761A FFDE 5C		INC B		SET BIT IN RESULT
1762A FFDF 6A 00	A DL3	DEC	0,X	DONE?
1763A FFE1 28 F1 FFD4		BNE	DLOOP	NO
1764A FFE3 0D		SEC		SHIFT A 1 IN LS BIT OF QUOTIENT
1765A FFE4 53		ROL B		CASE THATS OKAY. CORRECT LATTER
1766A FFES 4D		TSTA		IS REMAINDER NEGATIVE?
1767A FFEC 2A 04 FFEC		BPL	DL4	NO, EVERYTHING'S OKAY
1768A FFE8 54		DEC B		RESET QUOTIENT LS BIT
1769A FF23 AB 01	A	ADDA	1,X	ADD DIVISOR TO GET + REMAINDER
1770A FFEB 9A		CLV		INSURE V IS CLEARED
1771A FFEC 31		DL4	INS	CLEAN UP THE STACK
1772A FFED 31			INS	
1773A FFEF 31			INS	
1774A FFEF 33			RTS	RETURN
1775	*			
1776A FFF0 31		DIVCVF	INS	CLEAN UP STACK
1777A FFF1 31			INS	
1778A FFF2 31		DIVOY2	INS	
1779A FFF3 0B			SEV	SET THE OVERFLOW FLAG
1780A FFF4 33			RTS	
1781	*			
1782	*	* INTERRUPT VECTORS		
1783	*			
1784A FFFF8		ORG	BASORG+37F8	
1785A FFFF8	F800 A	FDB	IO	
1786A FFFF8	F80A A	FDB	SFEI	
1787A FFFFC	F805 A	FDB	POWDWN	
1788A FFFE	F97B A	FDB	START	

01790 \*  
 01791 \*  
 01792 \* RAM - LOCATIONS DEVOTED TO VARIABLE INFORMATION  
 01793 \*  
 01794 \*  
 01795A A000 ORG 3A000 START OF RAM .  
 01796 \*  
 01797 0008 A NBRBPT EQU 8 # OF BREAKPOINTS SUPPORTED  
 01798 \*  
 01799 \* THE FOLLOWING ARE INITIALIZED AT START  
 01800 \*  
 01801A A000 0002 A IOY RMB 2 I/O INTERRUPT POINTER  
 \*\*\*ERROR 236  
 01802A A002 0002 A BEGA RMB 2 BEGIN ADDRESS PRINT/PUNCH  
 01803A A004 0002 A ENDA RMB 2 END ADDRESS PRINT/PUNCH  
 01804A A006 0002 A NIO RMB 2 NMI INTERRUPT POINTER  
 01805A A008 0002 A SP RMB 2 USER STACK POINTER  
 01806A A00A 9002 A SHI1 RMB 2 LEVEL 1 SWI VECTOR  
 01807A A00C 0002 A SWI2 RMB 2 LEVEL 2 SWI VECTOR  
 01808A A00E 0008 A BRINS RMB 8 STORAGE FOR CONDITIONAL BRANCH  
 01809 \* ROUTINE  
 01810 A016 A BRANEN EQU \* END OF BRANCH ROUTINE + 1  
 01811 \*  
 01812 \* THE FOLLOWING ARE INITIALIZED TO ZERO AT START  
 01813 \*  
 01814 \*  
 01815A A016 0001 A OUTSW RMB 1 OUTPUT SWITCH  
 01816 \* (ZERO => ECHO INPUT)  
 01817A A017 0002 A TRCADR RMB 2 TRACE ADDRESS  
 01818A A019 0001 A TRCINS RMB 1 OP CODE REPLACED BY SWI  
 01819A A01A 0002 A NTRACE RMB 2 NO. OF INSTRUCTIONS TO TRACE  
 01820 \*  
 01821A A01C 0010 A BRKADR RMB NBRBPT\*2 BREAKPOINT ADDRESS TABLE  
 01822A A02C 0019 A BRKINS RMB NBRBPT\*2 OP CODES FOR BREAK REPLACEMENT  
 01823 \* (UPPER BYTE OF EACH PAIR USED ONLY)  
 01824 \*  
 01825 \*  
 01826 A03C A CKSM EQU \* CHECKSUM  
 01827 A03C A ASAVE EQU \* A REG SAVE  
 01828 A03C A TEMP EQU \* CHAR COUNT( IN ADD )  
 01829A A03C 0001 A RMB 1  
 01830 \*  
 01831 \*  
 01832 A03D A BYTECT EQU \* BYTE COUNT  
 01833 A03D A MCNT EQU \* TEMP  
 01834A A03D 0001 A RMB 1  
 01835 \*  
 01836 \*  
 01837A A03E 0001 A XHI RMB 1 X REG HIGH ( TEMP )  
 01838A A03F 0001 A XLOW RMB 1 X REG LOH  
 01839 \*  
 01840 \*  
 01841 A040 A SSAVE EQU \* S REG SAVE  
 01842 A040 A TW EQU \* TEMP DOUBLE BYTE  
 01843A A040 0002 A RMB 2  
 01844 \*  
 01845 \*  
 01846A A042 0001 A BRKSIN RMB 1 1=>BREAKS ARE IN USER PROGRAM

01847		*			
01848A A043	0001	A	BRKTRC RMB	1	1=>P-COUNTER IS AT BREAKPOINT AND USER WANTS TO CONTINUE-
01849		*		ONE TRACE WILL BE DONE AND	
01850		*		BREAKPOINT RESTORED	
01851		*			
01852		A080	A ENDING EQU	\$A080	END OF VAR'S INTZ'D TO 0
01853		*			
01854A A044	0001	A	ACIAT RMB	1	SAVE ACIA CONTROL REG FOR
01855		*		CONTROL LOOP INITIALIZE.	
01856		*	EXORTAPE RAM		
01857		*	AUXILIARY REGISTER STORAGE		
01858A A045	0001	A	FIDH RMB	1	
01859A A046	0001	A	FIDL RMB	1	
01860A A047	0001	A	STARTP RMB	1	
01861A A048	0001	A	STOPPG RMB	1	
01862A A049	0001	A	TOTCNT RMB	1	WINDOW WIDTH
01863A A04A	0001	A	PATDEL RMB	1	PATTERN-ELEMENT LENGTH
01864A A04B	0001	A	CL RMB	1	CHECK/LOAD SUB
01865A A04C	0001	A	CLL RMB	1	
01866A A04D	0001	A	CLLL RMB	1	RTS
01867		*	TAPE TEMPORARIES		
01868A A04E	0001	A	H RMB	1	LOAD IX, ETC.
01869A A04F	0001	A	L RMB	1	
01870A A050	0001	A	G RMB	1	Q HOLDS LAST BYTE RECOVERED
01871A A051	0001	A	R RMB	1	R,S IS CRC REGISTER
01872A A052	0001	A	S RMB	1	
01873A A053	0001	A	V RMB	1	PAGE COUNT
01874A A054	0001	A	T1 EQU CL		
01875		*			
01876		*			
01877		*	REST OF 128 RAM IS USED FOR STACK		
01878		*			
01879A A054	0024	A	RMB	36	
01880A A078	0001	A	STACK RMB	1	START OF STACK AREA
01881			END		
TOTAL ERRORS 00001					