ANSH PUVVADA

BAKUL-514, IIIT HYDERABAD, GACHIBOWLI -500047 · 8074474100

ansh.puvvada@students.iiit.ac.in · https://www.linkedin.com/in/ansh-puvvada-9071a2191/ https://medium.com/@anshp · web.iiit.ac.in/~ansh.puvvada · https://github.com/crusader2000/

EXPERIENCE

15 DECEMBER 2018 TO 15 JANUARY 2019 CAREER COUNSELLOR, BOLO

During the period, I handled the "Career Counselling" category where he I worked on different modules of company projects, campaigns and created 120 1-minute videos for the target audience.

EDUCATION

JULY 2018 - PRESENT

B. TECH IN ECE, IIIT HYDERABAD

I have done courses on C programming; Data Structures; Network, Signals and Systems; Basic Information Theory, Analog Electronic Circuits. I am currently doing courses on VLSI Design, Signal Processing, etc.

Current CGPA - 8.08/10

APRIL 2016 - MAY 2018

INTER EDUCATION, SRI CHAITANYA JUNIOR KALASALA

My Score in JEE MAINS 2018 was 244/360. AIR (General Category)-1804. My score in JEE ADVANCE 2018 was 174/366. AIR (General Category) - 3281.

SKILLS

- (
- C++
- Python
- VLSI design
- Digital Signal Processing

- MATLAB
- Data Structures
- JavaScript
- Linux
- Digital Logic Design

ACTIVITIES

- Operations Team Member at E-Cell, IIIT Hyderabad
- Events team member at Felicity 2020 (IIIT Hyderabad college fest)
- House Logistic at Agni House
- Marketing Team Member for Felicity 2019
- Volunteer at NSS, IIIT Hyderabad

PROJECTS

- Snakes and Ladders using Combinatorial circuits and Arduino- As part of Electronics Workshop-1 course, me and my teammate made a 4X4 snake and ladders game using combinatorial circuits and an Arduino which served as a memory storage
- **Personal Website** I made a personal website using HTML, Bootstrap, CSS, JS, jQuery. You can find the website at web.iiit.ac.in/~ansh.puvvada
- As part of our coursework, we made various circuits like serial multiplier, Radix-2-FFT, Shift registers, FSMs, etc. In Verilog and also implemented the same in FPGA. We are working on the final project for the course when we are trying to implement an error correcting code in both ASIC and FPGA flows.