# REBUILD IC FRONT END WITH CHISEL: AN EXAMPLE STUDY OF RISC-V VECTOR PROCESSOR

Liwei Ma Liwei.Ma@Sifive-China.com



#### OUTLINE

- 1. Lightening Slide
- 2. Computation Paradigm Change
- 3. Design Methodology Change
- 4. A RISC-V Vector Processors Generator
- 5. How We Collaborate on RISC-V Vector



# LIGHTENING SLIDE



#### THREE CHANGES IN IC INDUSTRY

REBUILD IC FRONT END WITH CHISEL: AN EXAMPLE STUDY OF RISC-V VECTOR PROCESSOR

# **Computation Paradigm**

Symbolism ⇒ Connectionism

# Design Methodology


Verilog ⇒ Chisel

## **CPU Architecture**

Scalar ⇒ Vector



## SIFIVE CHINA VECTOR PROCESSOR ROADMAP






# **COMPUTATION PARADIGM CHANGE**



## COMPUTATION PARADIGM CHANGE

 $Logic-based\ computation \Rightarrow raw-data-based\ computation$ 






# **DESIGN METHODOLOGY CHANGE**



#### **PRODUCTIVITY CHANGE**

Company-wide local workspace ⇒ cross-company cloud workspace



Cloud workspace with Chisel



## CHISEL AND RELATED TOOL SET

SIFIVE


Tool	Changes	Key importance
Chisel	Space programming	Describe graph, NOT behavior
Treadle	Simulation	Easy cloud deploying
Chisel.testers	Verification	Enable complex model in Scala
Firrtl	Synthesis	Open standard and compiler frame- work
Diplomatic TileLink	SoC integration	Dynamic SoC and NoC generation
Wit/Wake	IC workflow	Hash-chain to standardize IC tools
BERKELEY	IC INDUSTRY	COPY TO CHINA



#### WHY COPY-TO-CHINA

# Rebuild IC Industry with AI

- Al explore IC design space
- Chisel is the interface for AI to access IC





# A RISC-V VECTOR PROCESSORS GENERATOR



# WHY RISC-V VECTOR ISA MATTERS

X86



ARM



RISC-V



PC Scalar

Symbolism

Mobile Scalar

Symbolism

Al-IoT Vector

**CONNECTIONISM** 



## COMPARISION OF RISC-V VECTOR & GPU & ASIC

#### **GPU**

 It is huge, and hungry.

#### **ASIC**

It is slow and fragmented.

#### **RISC-V Vector**

It is unified programmable.




#### **RISC-V VECTOR ISA INTRODUCTION**


• 367 vector instructions VS 296 scalar instructions

Config	setvl/setvli vtype (vsew, vlmul) and vl (length)		
Load/store	unit stride, stride, indexed and first fault		
Atomic OPs	atomic memory read-modify-write		
Integer	logic, bitwise, and integer arithmetic		
Fixed-point	fixed-point arithmetic		
Floating-point	floating-point arithmetic		
Reduction	reduce a vector to a scalar		
Mask	mask helper instructions		
Permutation	move element around in a vector		




## RISC-V VECTOR REGISTER FILE AND COMPUTATION







# A RISC-V VECTOR PROCESSORS GENERATOR



## SAND: CHISEL-BASED RISC-V VECTOR FORMAL SPEC

• Inspired by RISC-V Scalar SPEC  $^{lpha}$ 

Forvis	BlueSpec	Haskell
Grift	Galois	Haskell
Sail	Cambridge	Sail
Riscv-plv	MIT	Haskell
Kami	SiFive	Coq

 Why not a SPEC in the design language?

Sand	SiFan	Chisel

- Easy to read, check and reference
- Synthesizable verification

 $\alpha$  https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review



# HOW WE COLLABORATE ON RISC-V VECTOR



## How We Collaborate on RISC-V Vector

# Program in RISC-V V

- Try Spike
- Try GCC assembler

#### Execute on Rock

- Sand, introduced
- ROCK, on the way

# Explore new market

- Al
- 5G
- Crypto

