Parallel Programming







Performance Engineering

Real application case: Laplace2D with Jacobi Method

<u>juancarlos.moure@uab.es</u>

Office: QC-3034

Laplace Equation: Problem Description

2D Laplace Equation

$$\vec{\nabla}^2 \Phi(x, y) = \frac{\partial^2 \Phi(x, y)}{\partial x} + \frac{\partial^2 \Phi(x, y)}{\partial y} = 0$$


Discretized Approximation

$$\left(\frac{\Phi_{i+1,j} - 2\Phi_{i,j} + \Phi_{i-1,j}}{h^2}\right) + \left(\frac{\Phi_{i,j+1} - 2\Phi_{i,j} + \Phi_{i,j-1}}{h^2}\right) \approx 0$$

$$\Phi_{i,j} \approx \frac{1}{4} \left[\Phi_{i+1,j} + \Phi_{i-1,j} + \Phi_{i,j+1} + \Phi_{i,j-1}\right]$$

Jacobi Iteration: Problem Description

Iteratively converges to correct value (e.g. Temperature), by computing new values at each point from the average of neighboring points.



$$A_{k+1}(i,j) = \frac{A_k(i-1,j) + A_k(i+1,j) + A_k(i,j-1) + A_k(i,j+1)}{4}$$

Computational Solution (1)

```
#define n 4096
#define m 4096
                                              Iterate until error is
float A[n][m], Anew[n][m], tol, error;
                                              small enough or too
int i, j, iter_max, iter=0;
                                                much iterations
while ( error > tol && iter < iter max )</pre>
                                   Use state of A before updating A
  for( i=1; i < m-1; i++)
    for( j=1; j < n-1; j++
       Anew[j][i]= (A[j][i+1]+A[j][i-1]+A[j-1][i]+A[j+1][i])/4;
  error = 0.0f;
  for(i=1; i < m-1; i++)
    for (j=1; j < n-1; j++)
      error = fmaxf( error, sqrtf(fabsf(Anew[j][i]-A[j][i])));
                     Error is maximum square root of difference
```

Computational Solution (2)

```
while ( error > tol && iter < iter max ) {
 for (i=1; i < m-1; i++)
    for (j=1; j < n-1; j++)
       Anew[j][i]= (A[j][i+1]+A[j][i-1]+A[j-1][i]+A[j+1][i])/4;
  error = 0.0f;
  for (i=1; i < m-1; i++)
    for (j=1; j < n-1; j++)
      error = fmaxf( error, sqrtf(fabsf(Anew[j][i]-A[j][i])));
  for( i=1; i < m-1; i++ )
                                    Update state of A using state
    for(j=1; j < n-1; j++)
                                     in Anew (temporal matrix)
       A[i][i] = Anew[i][i];
                                      Print error during execution
  iter++;
  if (iter % (iter max/10) == 0)
      printf("%5d, %0.6f\n", iter, error);
```

Optimizations

1) Loop fusion:

compute new cell and error in the same loop

Apply optimizations in this order

2) Loop interchange

```
for( j=1; j < n-1; j++ )
  for( i=1; i < m-1; i++ ) {
    Anew[j][i]= (A[j][i+1]+A[j][i-1]+A[j-1][i]+A[j+1][i])/4; ... }
for( i=1; i < m-1; i++ )
  for( j=1; j < n-1; j++ )
    A[j][i] = Anew[j][i];</pre>
```

3) Strength Reduction:

```
Anew[j][i]= (A[j][i+1]+A[j][i-1]+A[j-1][i]+A[j+1][i])*0.25f;
```

- 4) Code Motion: remove sqrtf() from inner loop and move outside error = fmaxf(error, fabsf(Anew[j][i]-A[j][i])))
- 5) Double Buffer: avoid copying from Anew to A by reversing roles of A and Anew on every iteration

GOAL: <u>measure</u> performance metrics (with iter_max=100), identify relevant performance facts, and <u>explain</u> results (as much as possible)

Additional Work

6) Modify size of matrix and total iterations and check performance

```
gcc -Ofast -lm -Dm=1024 -Dn=512 laplace2d.c ... icc -O3 -Dm=1024 -Dn=512 laplace2d.c ...
```

Use your best performing code

Problem Size (n,m,iter)	wall-clock time
(4096, 4096, 100)	
(4096, 4096, 1000)	
(512, 1024, 100)	
(512, 1024, 1000)	
(512, 1024, 10000)	
(512, 1024, 100000)	

GOAL: <u>measure</u> effect on performance of problem size & <u>explain</u> results (as much as possible)

Compiling with GCC and ICC

Module: install directory paths for executables, libraries and include files in the LAB computers with Linux OS

```
$ module add gcc/6.1.0
$ gcc -Ofast -lm laplace2d.c -o L2Dg

Make best optimizing effort

> module add intel/16.0.0
> icc -Ofast laplace2d.c -o L2Di
```

Executing & Measuring Performance

Command to instrument execution

Performance metrics to measure

iter_max declared at run-time

```
$ perf stat -e cycles,instructions,cache-misses,task-clock ./L2Dg 100
Jacobi relaxation Calculation: 4096 x 4096 mesh, maximum of 100 iterations
   10, 0.155006
   20, 0.110024
                                           Mesh size is declared
   30, 0.089901
   40, 0.077374
                                              at compile-time
   50, 0.069623
   60, 0.063285
   70, 0.058825
   80, 0.054945
   90, 0.051831
                      Error after 100 iterations
  100, 0.049208
Performance counter stats for './L2Dq 100':
   289.757.998.767
                         cycles
                                                      3,367 GHz
    28.377.296.648
                         instructions
                                                      0,10 insns per cycle
     5.631.065.118
                         cache-misses
                                                     65,433 M/sec
      86057,833003
                         task-clock (msec)
                                                      1,001 CPUs utilized
      85,940821112 seconds time elapsed
                                                Performance metrics
                                                    of execution
```

Processor Performance

CPU Time = clock cycles × clock cycle time

CPU Time = instructions / (IPC × clock frequency)

clock cycle time = 1 / clock frequency


IPC: ratio of Instructions executed Per clock Cycle

cache miss: the data requested by the program do not reside in the internal memory of the processor chip and must be retrieved from main memory (DRAM). Cache misses degrade the IPC metric

Final Optimized Code


```
Code Motion
  while ( err > tol*tol && iter < iter_max ) {</pre>
    err = 0.0f;
                        Double Buffer
    if (iter%2 == 0)
                                           Loop
      for( j=1; j < n-1; j++ )
                                        Interchange
        for (i=1; i < m-1; i++)
                                                          Strength
          Anew[j][i] = (A[j][i+1]+A[j][i-1]+
                                                         Reduction
                        A[j-1][i]+A[j+1][i])*0.25f;
Loop
          err = fmaxf( err, fabsf(Anew[j][i]-A[j][i]));
Fusion
    else
      for( j=1; j < n-1; j++ )
                                                        Double Buffer
        for ( i=1; i < m-1; i++) {
          A[i][i] = (Anew[i][i+1] + Anew[i][i-1] +
                     Anew[i-1][i]+Anew[i+1][i])*0.25f;
          err = fmaxf( err, fabsf(Anew[j][i]-A[j][i]));
       (++iter % (iter max/10) == 0)
        printf("%5d, %0.6f\n", iter, sqrtf(err))
                                                        Code Motion
```

How to visualize (analyze) Performance



Elapsed time is not a good metric to compare variations on problem size

Work per second: Higher is Better



All factors are better when they are higher
The influence of the problem size is avoided
Programmers can improve OpRate & IPC

Algorithmic Efficiency: Complexity

Constant WORK: on each iteration of inner loop

5-point stencil


Stencil operations: $iter \times n \times m$

Algorithmic Complexity or Total Work:

$$\theta$$
 (iter × n × m)

Comparing Performance: Speedup

Problem Size = $2K \times 2K$ matrix, 100 convergence iterations




Loop interchange: very large improvement (<u>speedup</u> is 21.4x)

Double Buffer: almost doubles performance (1.92x)


Strength Red. & Code motion: very small or no improvement

Speedup: Perf_{NFW} / Perf_{OLD}

Explaining Speedup: Coding Efficiency




Explain: Processor Throughput



Profile & Assembly Inspection

```
$ module add gcc/6.1
$ gcc -Ofast -lm Laplace2D.c -o L2Dg
$ perf record ./L2Dg
                                generates file perf.data
$ perf report
                 uses file perf.data
99,70%
                 L2Dg
                                     [.] main
        saxpy
                  [kernel.kallsyms] [k] clear_page_c
 0,10%
        saxpy
                  kernel.kallsyms] [k] apic_timer_interrupt
 0,03%
        saxpy
                     rnel.kallsyms] [k] task_tick_fair
 0,02%
        saxpy
 0,01%
                    Press enter here to
                 visualize annotated code
```

Assembly Code: analysis & comparison



gcc -Ofast (v 6.1)

```
290:
 0,19
               movaps %xmm6, %xmm10
               movups
                        (%rdx, %rax, 1), %xmm9
                        %xmm9, %xmm0
 1,97
                addps
 0,94
                        (%rdi, %rax, 1), %xmm0
                addps
 0,47
               movaps %xmm0, (%rcx, %rax, 1)
                        (%rsi, %rax, 1), %xmm0
 0,28
                subps
 0,09
                        $0x3fe0,%rax
                cmp
                        %xmm4, %xmm0
                andps
                       %xmm0, %xmm9
 0,75
                rsgrtp
 1,03
                       %xmm10, %xmm9
                andps
 0,56
               mulps
                        %xmm9, %xmm0
 2,44
                addps
                        %xmm3, %xmm9
13,23
                jne
                        290
```

Loop Fusion

Loop Interchange

Multiply Packed Single-Precision Floating-Point Values


Opcode	Mnemonic	Description
0F 59 /r	MULPS xmm1, xmm2/m128	Multiply packed single-precision floating-point values in xmm2/mem by xmm1.

Description

Performs an SIMD multiply of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1 for an illustration of an SIMD single-precision floating-point operation.

```
Operation

Destination[0..31] = Destination[0..31] * Source[0..31];
Destination[32..63] = Destination[32..63] * Source[32..63];
Destination[64..95] = Destination[64..95] * Source[64..95];
Destination[96..127] = Destination[96..127] * Source[96..127];
```



4 pairs of input data operands

4 SIMD results produced simultaneously.
SIMD: Single-Instruction Multiple-Data

Multiply Scalar Single-Precision Floating-Point Values


Opcode	Mnemonic	Description
F3 0F 59	MULSS xmm1,	Multiply the low single-precision floating-point value in xmm2/mem by the low single-precision floating-point value in
/r	×mm2/m32	xmm1.

Description

Multiplies the low single-precision floating-point value from the source operand (second operand) by the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1 for an illustration of a scalar single-precision floating-point operation.

Operation

```
Destination[0..31] = Destination[0..31] * Source[0..31];
//Destination[32..127] remains unchanged
```




1 pair of input data operands.
Only the less significant 32
bits are used

1 scalar result.

Remaining 96 bits unmodified

Example: Scalar versus Vector Addition

Scalar Addition



Vector Addition

Vector Lanes (8 in this example)

```
C (Single Precision Float Array)

B (Single Precision Float Array)

A (Single Precision Float Array)
```

Vector length [in number of elements] =
size of vector register [in bits] / size of the data type [in bits]

Number of **vector lanes** = Vector Length

Potential Performance Speedups

Double Precision FP vector width vs theoretical speedup potential over scalar



128, 256, 512 bit vector divided by 64 bit data type yields potential speedups of 2, 4, or 8 times

- Wider vectors allow for higher potential performance gains
- Gains of 4X and 8X within reach using vectorization capability

Ways to Write Vector Code C/C++

Data Level Parallelism with OpenMP* 4.0

Serial Code

```
for(i = 0; i < N; i++)
A[i] = B[i] + C[i];
```

Let compiler decide if vectorizing is safe

SIMD Pragma/Directive

```
#pragma omp simd
for(i = 0; i < N; i++)
   A[i] = B[i] + C[i];</pre>
```

Tell compiler it is safe to vectorize

SIMD-enabled Function

```
#pragma omp declare simd
float foo(float B, float C)
  return B + C;
...

// call foo below
#pragma omp simd
for(i = 0; i < N; i++)
  A[i] = foo(B[i], C[i]);</pre>
```

A function inside a vectorized loop must have a vectorized version

```
$ icc -Ofast -openmp file.c -o ...
$ gcc -Ofast -fopenmp file.c -o ...
```

Requirements for Loop Vectorization

Independent iterations:

Several loop iterations can be executed in parallel

```
for (i=1; i<N: i++)

A[i]= A[i-1] + B[i];
```

Not vectorizable: Iteration i depends on data produced by iteration i-1

Requirements for Loop Vectorization

- Independent iterations:

 Several loop iterations can be executed in parallel
- Consecutive Data Accesses:

Consecutive loop iterations access consecutive memory locations

READ & WRITE DATA no vectorizable:

Cannot read elements A[i][5] and A[i+1][5] from memory (or B[i][2] and B[i+1][2]) with a single SIMD Load instruction

Requirements for Loop Vectorization

Independent iterations:

Several loop iterations can be executed in parallel

Consecutive Data Accesses:

Consecutive loop iterations access consecutive memory locations

No conditional divergence:

Conditional statements: some computation done depending on the condition outcome


```
for (i=0; i<N; i++)
   if (A[i]>5) B[1] = A[i]-R[i];
```

Not efficient vectorization:

Masked execution: only some SIMD lanes are active

Effect of Problem Size







Work / second metric simplifies comparisons for different problem sizes.

How to explain the results?


Explained by Coding Efficiency?



Microarchitecture Throughput?



The CPU-DRAM Gap: the Memory Wall




During the latency of a DRAM read operation the processor can execute thousands of instructions

Memory Technology

Small memory is faster than Large memory

SRAM: very fast memory technology (inside die)

DRAM: (off-chip)
more area-efficient &
energy-efficient
memory technology
(but much slower)




Basic Idea of a Cache

Cache contains copies of some memory locations

Memory access does *cache lookup* first (L1 = Level 1).


If desired data is not in the cache, then read the data from main memory ...

and store data in cache (replace some previous data)




Memory Hierarchy


Illusion of fast, large, cheap, non-volatile, low-energy memory



Memory Hierarchy (2)



Cache Organization in Blocks



Smaller, faster, more expensive memory device (caches a subset of the memory blocks into cache lines)

Cache line: physical storage for a block of memory values

Larger, slower, cheaper storage device is partitioned into memory blocks

Memory block: logical partition of consecutive memory locations

Cache Organization in Blocks (2)

Ca

Why Blocks? **Exploit Spatial Locality**

Smaller, faster, more expensive memory device (caches a subset of the memory blocks into cache lines)

Data conied in

Memory


Rule of Thumb for PERFORMANCE:

When the program requests a new data block from memory, most of the data in the block should be used (maybe several times) in a relatively short period of time

This naturally occurs when data is read from consecutive positions in an array

Blocks a

Measure Memory Cache Performance



512x1Kx100

512x1Kx1000

512x1Kx10K


512x1Kx100K

4Kx4Kx100

4Kx4Kx1000

Comparing Performance: Speedup

Problem Size = $2K \times 2K$ matrix, 100 convergence iterations



Loop interchange: very large improvement (<u>speedup</u> is 21.4x)

Double Buffer: almost doubles performance (1.92x)

Strength Red. & Code motion: very small or no improvement

Assembly: analysis & comparison (2)


gcc -Ofast (v 6.1)

```
0,19
               movaps %xmm6, %xmm10
                                               0,96
                                                             movaps %xmm6, %xmm10
                       (%rdx, %rax, 1), %xmm9
               movups
                                                             movups
                                                                     (%rdx, %rax, 1), %xmm9
                       %xmm9, %xmm0
1,97
               addps
                                                                     %xmm9, %xmm0
                                               1,44
                                                             addps
 0,94
               addps
                                                                     (%rdi, %rax, 1), %xmm0
                                   Same Exact CODE:
0,47
               movaps %xmm(
                              Compiler already performs
                                                                 ps %xmm0, (%rcx, %rax, 1)
0,28
               subps
                       (%rsi
                                                                     (%rsi, %rax, 1), %xmm0
                                    this optimization
                                                                     $0x10, %rax
0,09
                       $0x3fe
                                                                     $0x3fe0,%rax
               cmp
                       %xmm4, %
                                               0,10
               andps
                                                                     %xmm4, %xmm0
                                                             andps
                                               4,88
                                                                     %xmm0, %xmm10
 0,75
               rsgrtp %xmm0, %xmm9
                                               0,38
                                                                     %xmm0, %xmm9
                                                             rsgrtp
                       %xmm10, %xmm9
1,03
               andps
                                                                     %xmm10, %xmm9
                                               0,67
                                                             andps
0,56
                       %xmm9, %xmm0
               mulps
                                               0,29
                                                                     %xmm9, %xmm0
                                                             mulps
                       %xmm3, %xmm9
 2,44
                                                                     %xmm3, %xmm9
               addps
                                               2,97
                                                             addps
13,23
               jne
                       290
                                              16,56
                                                             ine
                                                                     290
```

Loop interchange

Strength reduction

Assembly: analysis & comparison (3)



0,42

Strength Red.


performance

Code Motion: remove computation of square root from inner loop

movups (%rdx, %rax, 1), %xmm2 (%r8, %rax, 1), %xmm0 2,12 (%rsi, %rax, 1), %xmm(\$0x3fe0,%rax andps %xmm3, %xmm0 2,82 %xmm0.%xmm1 13.65 278 ine


Strength reduction

gcc –Ofast (v 6.1)




Code Motion

Why IPC degrades?




255,7



Assembly: analysis & comparison (3)

76992055233



Code Motion

gcc -Ofast (v 6.1)

Double Buffer

sampres:	94K OF ev	ent cycles, Event	count (approx.)
Overhead	Command	Shared Object	Symbol
99,21%	L2buff	L2buff	[.] main
0,05%	L2buff	[kernel.kallsyms]	<pre>[k] apic_time</pre>
0,03%	L2buff	[kernel.kallsyms]	[k] rcu_check
0,03%	L2buff	[kernel.kallsyms]	<pre>[k] clear pag</pre>
0,03%	L2buff	[kernel.kallsyms]	[k] task_tick
0,02%	L2buff	[kernel.kallsyms]	<pre>[k] trigger_1</pre>
0,02%	L2buff	libc-2.17.so	[.] memset

The few instructions doing the memory copy were responsible of most of the cycles

