


8x16 Register File (8 registers, 16 bits each)



- 1 write port
- 2 read ports
- 3 register select inputs (2 for read, 1 for write) (each are 3 bits)
- 1 write enable
- 1 reset (active high)
- 1 clock input
- 1 error output


Rising edge




Use D-Flip-Flops
Read ports are combinational logic.
NO TRI-STATE LOGIC ALLOWED

Step 1) Design a 16-bit register





Read Reg select



Full system For HW5_1

