


Note that Register 2 reads the value of C at the rising edge, which is still 0. Shortly after the rising edge (after clk-to-q time), the value of C updates to the value Register 1 will hold for the next clock cycle, 1.

Remember that due to hold time constraints, C needs to be held constant for a certain amount of time after the rising edge in order for Register 2 to properly read its value. However, as we can see in the waveform, C changes shortly after the rising edge. Does this mean that we are violating the hold time constraint of Register 2?

It depends. If the clk-to-q time of Register 1 is shorter than the hold time of Register 2:



Then C has changed to soon after the rising edge, meaning there is a hold time violation in this circuit. The value of D is now unknown, rather than 0.

On the other hand, if the clk-to-q time of Register 1 is longer than the hold time of Register 2, there will be no hold time violation, since C will change after the needed period of stability after the rising edge. However, clk-to-q time is often shorter than hold time.

So, how do fix this violation while keeping the functionality of this circuit the same? One way to fix it (as discussed in class) is to add an even number of inverters (NOT gates) between the registers, in order to introduce combinational delay. In this case, C will be updated slightly later than B, meaning with enough registers, we'll be able to "hold" C's value constantly sufficiently long after the rising edge of the clock. For example:

