



Most of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective,"  $2^{\rm nd}$  Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.





# **Multiple Operations per Instruction**

- · addq %rax, %rdx
  - a single operation
- addq %rax, 8(%rdx)
  - three operations
    - » load value from memory
    - » add to it the contents of %rax
    - » store result in memory

**CS33 Intro to Computer Systems** 

XV-4

Copyright © 2021 Thomas W. Doeppner. All rights reserved.

### **Instruction-Level Parallelism**

- addq 8(%rax), %rax addq %rbx, %rdx
  - can be executed simultaneously: completely independent
- addq 8(%rax), %rbx addq %rbx, %rdx
  - can also be executed simultaneously, but some coordination is required

**CS33 Intro to Computer Systems** 

XV-5

Copyright © 2021 Thomas W. Doeppner. All rights reserved.

```
Out-of-Order Execution
                  (%rbp), %xmm0
     · movss
                  (%rax, %rdx, 4), %xmm0 %xmm0, (%rbp)
      mulss
      movss
                   %r8, %r9
                                                these can be
       addq
                                                executed without
                   %rcx, %r12
       imulq
                                                waiting for the first
                   $1, %rdx
       addq
                                                three to finish
                              XV-6
CS33 Intro to Computer Systems
                                    Copyright © 2021 Thomas W. Doeppner. All rights reserved.
```

Note that the first three instructions are floating-point instructions, and %xmm0 is a floating-point register.

# **Speculative Execution**

80489f3: movl \$0x1, %ecx 80489f8: xorq %rdx, %rdx 80489fa: cmpq %rsi, %rdx 80489fc: jnl 8048a25

80489fe: movl %esi,%edi

8048a00: imull (%rax,%rdx,4),%ecx

perhaps execute these instructions

**CS33 Intro to Computer Systems** 

XV-7

Copyright © 2021 Thomas W. Doeppner. All rights reserved.

#### **Haswell CPU**

- Functional Units
  - 1) Integer arithmetic, floating-point multiplication, integer and floating-point division, branches
  - 2) Integer arithmetic, floating-point addition, integer and floatingpoint multiplication
  - 3) Load, address computation
  - 4) Load, address computation
  - 5) Store
  - 6) Integer arithmetic
  - 7) Integer arithmetic, branches
  - 8) Store, address computation

**CS33 Intro to Computer Systems** 

XV-8

Supplied by CMU.

"Haswell" is Intel's code name for relatively recent versions of its Core I7 and Core I5 processor design. Most of the computers in Brown CS employ Core I5 processors

Instruction charact	eristics		
Instruction	Latency	Cycles/Issue	Capacity
Integer Add	1	1	4
Integer Multiply	3	1	1
Integer/Long Divide	3-30	3-30	1
Single/Double FP Add	3	1	1
Single/Double FP Multiply	y 5	1	2
Single/Double FP Divide		3-15	1
Load	4	1	2
Store	-	1	2


These figures are for those cases in which the operands are either in registers or are immediate. For the other cases, additional time is required to load operands from memory or store them to memory.

"Cycles/Issue" is the number of clock cycles that must occur from the start of execution of one instruction to the start of execution to the next. The reciprocal of this value is the throughput: the number of instructions (typically a fraction) that can be completed per cycle.

"Capacity" is the number of functional units that can do the indicated operations.

The figures for load and store assume the data is coming from/going to the data cache. Much more time is required if the source or destination is RAM.

The latency for stores is a bit complicated – we discuss it later in this lecture.




Derived from a slide provided by CMU.

We assume that the source and destination are either immediate (source only) or registers. Thus, any bottlenecks due to memory access do not arise.


Each integer add requires one clock cycle of latency. It's also the case that, for each functional unit doing integer addition, the time required between add instructions is one clock cycle. However, since there are four such functional units, all four can be kept busy with integer add instructions and thus the aggregate throughput can be as good as one integer add instruction completing, on average, every .25 clock cycles, for a throughput of 4 instructions/cycle.

Each integer multiply requires three clock cycles. But since a new multiply instruction can be started every clock cycle (i.e., they can be pipelined), the aggregate throughput can be as good as one integer multiply completing every clock cycle.


Each floating point multiply requires five clock cycles, but they can be pipelined with one starting every clock cycle. Since there are two functional units that can perform floating point multiply, the aggregate throughput can be as good as one completing every .5 clock cycles, for a throughput of 2 instructions/cycle.



These numbers are for the Haswell CPU. The row labelled "Combine4" gives the actual time, in clock cycles, taken by each execution of the loop. The row labelled "Latency bound" gives the time required for the arithmetic instruction (integer add or multiply, double-precision floating-point add or multiply) in each execution of the loop. The last row, "Throughput bound", gives the time required for the arithmetic instruction if they can be executed without delays by the multiple execution units – i.e., there are no data hazards (as explained in the previous lecture).




This is Figure 5.13 of Bryant and O'Hallaron. It shows the code for the single-precision floating-point version of our example.




These are Figures 5.14 a and b of Bryant and O'Hallaron.


Since the values in %rax and %rbp don't change during the execution of the inner loop, they're not critical to the scheduling and timing of the instructions. Assuming the branch is taken, the **cmp** and **jg** instructions also aren't a factor in determining the timing of the instructions. We focus on what's shown in the righthand portion of the slide.




Here we modify the graph of the previous slide to show the relative times required of **mul**, **load**, and **add**.



This is Figure 5.15 of Bryant and O'Hallaron.




Without pipelining, the data flow would appear as shown in the slide.




The loads depend only on the computation of the array index, which is quickly done by addition units. Thus, the loads can be pipelined.

It's clear that the multiplies form the critical path, since they use the results of the previous multiplies.



The loads depend only on the computation of the array index, which is quickly done by addition units. Thus, the loads can be pipelined.

It's clear that the multiplies form the critical path, since they use the results of the previous multiplies.



Since the multiplies form the critical path, here we focus only on them. In what's shown here, only one multiply can be done at a time, since the result of the one multiply is needed for the next.

# **Loop Unrolling**

```
void unroll2x(vec_ptr_t v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = (x OP d[i]) OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OP d[i];
    }
    *dest = x;
}</pre>
```

· Perform 2x more useful work per iteration

**CS33 Intro to Computer Systems** 

XV-20

# **Effect of Loop Unrolling**

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.00	3.00	5.00
Unroll 2x	1.01	3.00	3.00	5.00
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	0.25	1.0	1.0	0.5

- · Helps integer add
  - reduces loop overhead
- · Others don't improve. Why?
  - still sequential dependency

x = (x OP d[i]) OP d[i+1];

**CS33 Intro to Computer Systems** 

XV-21


# **Loop Unrolling with Reassociation**

```
void unroll2xra(vec_ptr_t v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = x OP (d[i] OP d[i+1]);
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OP d[i];
        Compare to before
    }
    *dest = x;
}</pre>
```

- · Can this change the result of the computation?
- · Yes, for FP. Why?

**CS33 Intro to Computer Systems** 

XV-22



How much time is required to compute the products shown in the slide? The multiplications in the upper right of the tree, directly involving the  $d_i$ , could all be done at once, since there are no dependencies; thus, computing them can be done in D cycles, where D is the latency required for multiply. This assumes we have a sufficient number of functional units to do this, thus this is a lower bound. The multiplications in the lower left must be done sequentially, since each depends on the previous; thus, computing them requires (N/2)\*D cycles. Since first of the top right multiplies must be completed before the bottom left multiplies can start, the overall performance has a lower bound of (N/2 + 1)\*D.

# **Effect of Reassociation**

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.00	3.00	5.00
Unroll 2x	1.01	3.00	3.00	5.00
Unroll 2x, reassociate	1.01	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.25	1.0	1.0	.5

- Nearly 2x speedup for int \*, FP +, FP \*
  - reason: breaks sequential dependency

$$x = x OP (d[i] OP d[i+1]);$$

**CS33 Intro to Computer Systems** 

XV-24

# Loop Unrolling with Separate Accumulators

```
void unroll2xp2x(vec_ptr_t v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x0 = IDENT;
    data_t x1 = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x0 = x0 OP d[i];
        x1 = x1 OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 OP d[i];
    }
    *dest = x0 OP x1;
}</pre>
```

#### · Different form of reassociation

**CS33 Intro to Computer Systems** 

XV-25

Supplied by CMU.

Here one "accumulator" (x0) is summing the array elements with even indices, the other (x1) is summing array elements with odd indices.

# **Effect of Separate Accumulators**

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.00	3.00	5.00
Unroll 2x	1.01	3.00	3.00	5.00
Unroll 2x, reassociate	1.01	1.51	1.51	2.01
Unroll 2x parallel 2x	.81	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.25	1.0	1.0	.5


- 2x speedup (over unroll 2x) for int \*, FP +, FP \*
  - breaks sequential dependency in a "cleaner," more obvious way

```
x0 = x0 \text{ OP } d[i];

x1 = x1 \text{ OP } d[i+1];
```

**CS33 Intro to Computer Systems** 

XV-26




## Quiz 1

We're making progress. With two accumulators we get a two-fold speedup. With three accumulators, we can get a three-fold speedup. How much better performance can we expect if we add even more accumulators?

- a) It keeps on getting better as we add more and more accumulators
- b) It's limited by the latency bound
- c) It's limited by the throughput bound
- d) It's limited by something else

**CS33 Intro to Computer Systems** 

XV-28 Copyright © 2021 Thomas W. Doeppner. All rights reserved.



This is Figure 5.30 from the textbook.

peration		Integer		Double FP	
	Add	Mult	Add	Mult	
ombine4	1.27	3.0	3.0	5.0	
chievable scalar	.52	1.01	1.01	.54	
atency bound	1.00	3.00	3.00	5.00	
hroughput bound	.25	1.00	1.00	.5	

Based on a slide supplied by CMU.

<b>Using Vector Instructions</b>
----------------------------------

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.0	3.0	5.0
Achievable Scalar	.52	1.01	1.01	.54
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.25	1.00	1.00	.5
Achievable Vector	.05	.24	.25	.16
Vector throughput bound	.06	.12	.25	.12


- · Make use of SSE Instructions
  - parallel operations on multiple data elements

CS33 Intro to Computer Systems


XV-31

Based on a slide supplied by CMU.


SSE stands for "streaming SIMD extensions". SIMD stands for "single instruction multiple data" – these are instructions that operate on vectors.





Supplied by CMU, converted to x86-64.



#### **Branch Outcomes** · When encounter conditional branch, cannot determine where to continue fetching - branch taken: transfer control to branch target - branch not-taken: continue with next instruction in sequence Cannot resolve until outcome determined by branch/integer unit 80489f3: movl \$0x1, %ecx 80489f8: xorq %rdx,%rdx 80489fa: cmpq Branch not-taken %rsi,%rdx 80489fc: *jnl* 8048a25 %esi,%esi 80489fe: movl 8048a00: imull (%rax, %rdx, 4), %ecx **Branch taken** 8048a25: cmpq %rdi,%rdx 8048a27: jl 8048a20 8048a29: movl 0xc(%rbp), %eax 0xffffffe8(%rbp),%esp 8048a2c: leal 8048a2f: movl %ecx, (%rax) CS33 Intro to Continue oyotomo AV-34







# 

```
Latency of Loads
typedef struct ELE {
  struct ELE *next;
  long data;
} list ele, *list ptr;
                               # len in %rax, ls in %rdi
int list_len(list_ptr ls) {
                               .L11:
                                                     # loop:
  long len = 0;
                                                   # incr len
                                 addq $1, %rax
 while (ls) {
                                 movq (%rdi), %rdi # ls = ls->next
    len++;
                                 testq %rdi, %rdi
                                                    # test ls
    ls = ls->next;
                                       .L11
                                                    # if != 0
                                 jne
                                                     # go to loop
  return len;

    4 CPE


                               XV-39
  CS33 Intro to Computer Systems
```

This example is from the textbook (Figure 5.31). Here we can't execute the loads (of ls>next) in parallel, since each load is dependent on the result of the previous load. The point is that loads (fetching data from memory) have a latency of 4 cycles.

This is adapted from Figure 5.32 of the textbook. There are no data dependencies and thus the stores can be pipelined.

# Store/Load Interaction void write\_read(long \*src, long \*dest, long n) { long cnt = n; long val = 0; while(cnt--) { \*dest = val; val = (\*src)+1; } }

This code is from the textbook.




This is Figure 5.33 of the textbook. Performance depends upon whether **src** and **dest** are the same location. If they are different locations, they don't interact, and loads and stores can be pipelined. If they are the same locations, then they do interact, and pipelining is not possible.

# **Getting High Performance**


- Good compiler and flags
- · Don't do anything stupid
  - watch out for hidden algorithmic inefficiencies
  - write compiler-friendly code
    - » watch out for optimization blockers: function calls & memory references
  - look carefully at innermost loops (where most work is done)
- Tune code for machine
  - exploit instruction-level parallelism
  - avoid unpredictable branches
  - make code cache friendly (covered soon)

**CS33 Intro to Computer Systems** 

XV-43



One way of improving the utilization of the functional units of a processor is hyperthreading. The processor supports multiple instruction streams ("hyper threads"), each with its own instruction control. But all the instruction streams share the one set of functional units.



Going a step further, one can pack multiple complete processors onto one chip. Each processor is known as a core and can execute instructions independently of the other cores (each has its private set of functional units). In addition to each core having its own instruction and data cache, there are caches shared with the other cores on the chip. We discuss this in more detail in a subsequent lecture.

In many of today's processor chips, hyperthreading is combined with multiple cores. Thus, for example, a chip might have four cores each with four hyperthreads. Thus, the chip might handle 16 instruction streams.