

Admin

Lab0 

Assign0

OH added to calendar

Ed forum

Discord?



Today: Let there be light!

More on RISC-V assembly, instruction encoding

Peripheral access through memory-mapped registers

Goal: blink an LED

RISC-V in One Page

As we discussed on the first day of class, the RISC-V instruction set only has 40 instructions (an incredibly low number for a mainstream processor).

A guide to the instructions actually fits onto a single page:
<https://blog.translusion.com/images/posts/RISC-V-cheatsheet-RV32I-4-3.pdf>

Let's take a few minutes to investigate that page.

RISC-V Instruction-Set

Erik Engheim erik.engheim@ma.com

Arithmetic Operation

Mnemonic	Instruction	Type	Description
ADD rd, rs1, rs2	Add	R	rd = rs1 + rs2
SUB rd, rs1, rs2	Subtract	R	rd = rs1 - rs2
ADDI rd, rs1, imm12	Add immediate	I	rd = rs1 + imm12
SLT rd, rs1, rs2	Set less than	R	rd = rs1 < rs2 ? 1 : 0
SLTI rd, rs1, imm12	Set less than immediate	I	rd = rs1 < imm12 ? 1 : 0
SLTU rd, rs1, rs2	Set less than unsigned	R	rd = rs1 < rs2 ? 1 : 0
SLTIU rd, rs1, imm12	Set less than immediate unsigned	I	rd = rs1 < imm12 ? 1 : 0
LUI rd, imm20	Load upper immediate	U	rd = imm20 << 12
AUIPC rd, imm20	Add upper immediate to PC	U	rd = PC + imm20 << 12

Logical Operations

Mnemonic	Instruction	Type	Description
AND rd, rs1, rs2	AND	R	rd = rs1 & rs2
OR rd, rs1, rs2	OR	R	rd = rs1 rs2
XOR rd, rs1, rs2	XOR	R	rd = rs1 ^ rs2
ANDI rd, rs1, imm12	AND immediate	I	rd = rs1 & imm12
ORI rd, rs1, imm12	OR immediate	I	rd = rs1 imm12
XORI rd, rs1, imm12	XOR immediate	I	rd = rs1 ^ imm12
SLL rd, rs1, rs2	Shift left logical	R	rd = rs1 << rs2
SRL rd, rs1, rs2	Shift right logical	R	rd = rs1 >> rs2
SRA rd, rs1, rs2	Shift right arithmetic	R	rd = rs1 >> rs2
SLLI rd, rs1, shamt	Shift left logical immediate	I	rd = rs1 << shamt
SRLI rd, rs1, shamt	Shift right logical imm.	I	rd = rs1 >> shamt
SRAI rd, rs1, shamt	Shift right arithmetic immediate	I	rd = rs1 >> shamt

Load / Store Operations

Mnemonic	Instruction	Type	Description
LD rd, imm12(rs1)	Load doubleword	I	rd = mem[rs1 + imm12]
LW rd, imm12(rs1)	Load word	I	rd = mem[rs1 + imm12]
LH rd, imm12(rs1)	Load halfword	I	rd = mem[rs1 + imm12]
LB rd, imm12(rs1)	Load byte	I	rd = mem[rs1 + imm12]
LWD rd, imm12(rs1)	Load word unsigned	I	rd = mem[rs1 + imm12]
LHU rd, imm12(rs1)	Load halfword unsigned	I	rd = mem[rs1 + imm12]
LBU rd, imm12(rs1)	Load byte unsigned	I	rd = mem[rs1 + imm12]
SD rs2, imm12(rs1)	Store doubleword	S	rs2 = mem[rs1 + imm12]
SW rs2, imm12(rs1)	Store word	S	rs2(31:0) = mem[rs1 + imm12]
SH rs2, imm12(rs1)	Store halfword	S	rs2(15:0) = mem[rs1 + imm12]
SB rs2, imm12(rs1)	Store byte	S	rs2(7:0) = mem[rs1 + imm12]

Branching

Mnemonic	Instruction	Type	Description
BEQ rs1, rs2, imm12	Branch equal	SB	if rs1 == rs2 pc = pc + imm12
BNE rs1, rs2, imm12	Branch not equal	SB	if rs1 != rs2 pc = pc + imm12
BGE rs1, rs2, imm12	Branch greater than or equal	SB	if rs1 >= rs2 pc = pc + imm12
BGEU rs1, rs2, imm12	Branch greater than or equal unsigned	SB	if rs1 >= rs2 pc = pc + imm12
BLT rs1, rs2, imm12	Branch less than	SB	if rs1 < rs2 pc = pc + imm12
BLTU rs1, rs2, imm12	Branch less than unsigned	SB	if rs1 < rs2 pc = pc + imm12 << 1
JAL rd, imm20	Jump and link	UJ	rd = pc + 4 pc = pc + imm20
JALR rd, imm12(rs1)	Jump and link register	I	rd = pc + 4 pc = rs1 + imm12

Pseudo Instructions

Mnemonic	Instruction	Base instruction(s)
LI rd, imm12	Load immediate (near)	ADDI rd, zero, imm12
LI rd, imm	Load immediate (far)	LUI rd, imm(31:12) ADDI rd, ro, imm(11:0)
LA rd, sym	Load address (far)	AUIPC rd, sym(31:12) ADDI rd, ro, sym(11:0)
MV rd, rs	Copy register	ADDI rd, rs, 0
NOT rd, rs	One's complement	XORI rd, rs, -1
NEG rd, rs	Two's complement	SUB rd, zero, rs
BGT rs1, rs2, offset	Branch if rs1 > rs2	BLT rs2, rs1, offset
BLE rs1, rs2, offset	Branch if rs1 ≤ rs2	BGE rs2, rs1, offset
BGTU rs1, rs2, offset	Branch if rs1 > rs2 (unsigned)	BLTU rs2, rs1, offset
BLEU rs1, rs2, offset	Branch if rs1 ≤ rs2 (unsigned)	BGEU rs2, rs1, offset
BEQZ rs1, offset	Branch if rs1 = 0	BNE rs1, zero, offset
BNEZ rs1, offset	Branch if rs1 ≠ 0	BNE rs1, zero, offset
BGEZ rs1, offset	Branch if rs1 ≥ 0	BGE rs1, zero, offset
BLEZ rs1, offset	Branch if rs1 ≤ 0	BGE zero, rs1, offset
BGTEZ rs1, offset	Branch if rs1 >= 0	BLT zero, rs1, offset
J offset	Unconditional jump	JAL zero, offset
CALL offset12	Call subroutine (near)	JALR ra, ra, offset12
CALL offset	Call subroutine (far)	AUIPC ra, offset(31:12) JALR ra, ro, offset(11:0)
RET	Return from subroutine	JALR zero, 0(ra)
NOP	No operation	ADDI zero, zero, 0

Register File

r0	r1	r2	r3
r4	r5	r6	r7
r8	r9	r10	r11
r12	r13	r14	r15
r16	r17	r18	r19
r20	r21	r22	r23
r24	r25	r26	r27
r28	r29	r30	r31

Register Aliases

zero	ra	sp	gp
tp	t0	t1	t2
s0/r0	s1/a0	a1	
a2	a3	a4	a5
a6	a7	s2	s3
s4	s5	s6	s7
s8	s9	s10	s11
t3	t4	t5	t6

ra - return address

sp - stack pointer

gp - global pointer

tp - thread pointer

32-bit instruction format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R	func		rs2		rs1		func		rd		opcode																						
I	immediate				rs1		func		rd		opcode																						
SB	immediate				rs2		rs1		func		immediate		opcode																				
U	immediate								rd		opcode																						

t0 - t16 - Temporary registers

s0 - s17 - Saved by callee

a0 - a17 - Function arguments

a0 - a1 - Return value(s)

Control flow, pc register

Instructions stored in contiguous memory

pc tracks address in memory where instructions are being read

pc register separate from x0-x31, not accessible to most instructions,
use special instructions to access/change pc

Default is "straight-line" code: next instruction to execute is at next
higher memory address ($pc = pc + 4$)

jump instruction assigns pc to different address

j target

Jump is unconditional (always taken)


Branch is conditionally taken based on test

Branch instructions

Mnemonic	Action
BEQ rs1,rs2,imm12	Branch equal ($rs1 = rs2$)
BNE rs1,rs2,imm12	Branch not equal ($rs1 \neq rs2$)
BGE rs1,rs2,imm12	Branch greater than or equal ($rs1 \geq rs2$)
BLT rs1,rs2,imm12	Branch less than ($rs1 < rs2$)

if $rs1 \text{ cmp_op } rs2$ $pc = pc + imm12$ (we use labels in our assembly code)

Q: How to... branch greater? Branch less-equal? Branch zero? Branch negative?



If condition satisfied, branch is taken ($pc = pc + imm12$)
 otherwise falls through ($pc = pc + 4$)

Recap from Day One

Write an assembly program to count the "on" bits in a given numeric value

```
li a0, val
li a1, 0

// a0 holds input value
// use a1 to store count of on bits in value
```

Hints:

- Focus on the "Logical Operations" from the RISC-V Instruction-Set handout

One Solution

The screenshot shows a debugger interface with the following components:

- Toolbar:** Includes icons for CPU, memory dump, step, run, and zoom.
- Registers:** Shows values 100, 1010, and 01.
- Processor View:** Shows a central processor icon.
- Cache View:** Shows a cache icon.
- Memory View:** Shows a memory icon.
- Source code:** A text editor window containing the following assembly code:

```
1 li a0,0x54
2 li a1,0
3 more:
4     andi a2,a0,1
5     add a1,a1,a2
6     srl a0,a0,1
7     bne a0,zero,more
8 |
```
- Input type:** Radio buttons for Assembly (selected) and C.
- Executable code:** A section showing binary and assembly code.
- View mode:** Radio buttons for Binary and Disassembled (selected).
- Search and Filter:** Icons for search and filter.

The executable code pane displays the following:

Address	Binary	Assembly
0:	05400513	addi x10 x0 84
4:	00000593	addi x11 x0 0
8:	00157613	andi x12 x10 1
c:	00c585b3	add x11 x11 x12
10:	00155513	srl x10 x10 1
14:	fe051ae3	bne x10 x0 -12 <more>

Let's Fibonacci

Write an assembly program to find the 9th and 10th fibonacci numbers

- See handout from class.

ISA design is an art form!

As much about what is **omitted** as what is **included**

All registers general-purpose registers, no act on memory ("load-store")

Simplicity (avoid redundancies, single addressing mode)

Isolate architecture from implementation (no delay slots branch/load, no condition codes)

Regularity: all instructions 4-bytes (2 for compressed)

Handling/placement of bits in encoding for ease of decode/data path

Modular, extensible (tiny base ISA, orthogonal additions)

Data-informed design (learn from past)

RISC-V instruction encoding

32-bit RISC-V instruction formats																																			
Format	Bit																																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Register/register	funct7							rs2					rs1					funct3			rd			opcode											
Immediate	imm[11:0]							rs1					funct3			rd			opcode																
Store	imm[11:5]							rs2					rs1			funct3			imm[4:0]					opcode											
Branch	[12]	imm[10:5]						rs2					rs1			funct3			imm[4:1]				[11]	opcode											
Upper immediate	imm[31:12]																																		
Jump	[20]	imm[10:1]						[11]	imm[19:12]							rd			rd			opcode													
<ul style="list-style-type: none"> • opcode (7 bits): Partially specifies one of the 6 types of <i>instruction formats</i>. • funct7 (7 bits) and funct3 (3 bits): These two fields extend the <i>opcode</i> field to specify the operation to be performed. • rs1 (5 bits) and rs2 (5 bits): Specify, by index, the first and second operand registers respectively (i.e., source registers). • rd (5 bits): Specifies, by index, the destination register to which the computation result will be directed. 																																			

6 instruction types

Regularity in bit placement to ease decoding

Sparse instruction encoding (room for growth)

ALU encoding

31	27	26	25	24	20	19	15	14	12	11	7	6	0		
funct7	rs2		rs1		funct3		rd		opcode				R-type		
	imm[11:0]			rs1			funct3		rd		opcode		I-type		
	imm[11:5]			rs2			funct3		imm[4:0]		opcode		S-type		
	imm[12 10:5]			rs2			funct3		imm[4:1 11]		opcode		B-type		
	imm[31:12]						rd		opcode				U-type		

add x3, x1, x2

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

0000000000010000001000000100110110011
0 0 2 0 8 1 B 3

Tip: in python3: print(bin(0x002081b3))

Immediate encoding

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
														R-type
funct7					rs2		rs1		funct3		rd		opcode	I-type
	imm[11:0]					rs1		funct3		rd		opcode		

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	010	rd	0010011	SLTI
imm[11:0]	rs1	011	rd	0010011	SLTIU
imm[11:0]	rs1	100	rd	0010011	XORI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI

Your turn!

addi a0, zero, 21

00000001010100000000010100010011
0 1 5 0 0 5 1 3

Branch instruction encoding



if rs1 cmp_op rs2 pc = pc + imm12


- branch target computed as PC-relative offset
- purple bits encode offset (immediate)
- "position-independent" code

12-bit immediate expressed as count of 2-byte steps

Q: How far can this reach?


Load and store operations

lw a2,0x40(a0)



Offset expressed as immediate,
add to base to compute memory address

sw a1,0x30(a0)



Understanding an ISA

We want to learn how processors represent and execute instructions.

One means of learning an ISA is to follow the data paths in the "floor plan"

Another is to look at how the bits are used in the instruction encoding. RISC-V uses 32-bit instructions. Packing all functionality into a 32-bits encoding necessitates trade-offs and careful design.

Know your tools: assembler

The *assembler* reads assembly instructions (text) and outputs as machine-code (binary). The reverse process is called *disassembly*


These translations are fairly mechanical

```
$ riscv64-unknown-elf-as add.s -o add.o  
  
$ ls -l add.o  
928 add.o  
  
$ riscv64-unknown-elf-objcopy add.o add.bin -O binary  
  
$ ls -l add.bin  
4 add.bin  
  
$ hexdump -C add.bin  
00000000  b3 81 20 00
```

most-significant-byte (MSB)




least-significant-byte (LSB)



**little-endian
(LSB first)**


RISC-V uses little-endian



The 'little-endian' and 'big-endian' terminology which is used to denote the two approaches [to addressing memory] is derived from Swift's *Gulliver's Travels*. The inhabitants of Lilliput, who are well known for being rather small, are, in addition, constrained by law to break their eggs only at the little end. When this law is imposed, those of their fellow citizens who prefer to break their eggs at the big end take exception to the new rule and civil war breaks out. The big-endians eventually take refuge on a nearby island, which is the kingdom of Blefuscus. The civil war results in many casualties.

Read: Holy Wars and a Plea For Peace, D. Cohen

Let there be light





**Computers have *peripherals*
that interface to the world**

GPIO pins are peripherals

Let's learn how to control a GPIO pin with code!

Mango Pi GPIO



9.7 GPIO


9.7.1 Overview

The general purpose input/output (GPIO) is one of the blocks controlling the chip multiplexing pins. The D1-H supports 6 groups of GPIO pins. Each pin can be configured as input or output and these pins are used to generate input signals or output signals for special purposes.


The Port Controller has the following features:

- 6 groups of ports (PB, PC, PD, PE, PF, PG)
- Software control for each signal pin
- Data input (capture)/output (drive)
- Each GPIO peripheral can produce an interrupt

Connect LED to GPIO PBO



**I -> 3.3V
0 -> 0.0V (GND)**




Memory Map

Peripheral registers are mapped into address space

Read/write to these addresses controls peripheral


Memory-Mapped IO (MMIO)



The screenshot shows a table from the Allwinner DI-H User Manual under the 'System' section, specifically the 'Memory Mapping' subsection. The table lists various peripherals and their memory ranges and sizes. The first row, 'SP0 (SYS Domain)', contains several entries: GPIO (0x0200 0000 - 0x0200 07FF, 2 KB), PWM (0x0200 0C00 - 0x0200 OFFF, 1 KB), CCU (0x0200 1000 - 0x0200 1FFF, 4 KB), IR_TX (0x0200 3000 - 0x0200 33FF, 1 KB), LEDC (0x0200 8000 - 0x0200 83FF, 1 KB), GPADC (0x0200 9000 - 0x0200 93FF, 1 KB), LRADC (0x0200 9800 - 0x0200 9BFF, 1 KB), THS (0x0200 9400 - 0x0200 97FF, 1 KB), TPADC (0x0200 9C00 - 0x0200 9FFF, 1 KB), IOMMU (0x0201 0000 - 0x0201 FFFF, 64 KB), Audio Codec (0x0203 0000 - 0x0203 0FFF, 4 KB), DMIC (0x0203 1000 - 0x0203 13FF, 1 KB), I2S0 (0x0203 2000 - 0x0203 2FFF, 4 KB), I2S1 (0x0203 3000 - 0x0203 3FFF, 4 KB), I2S2 (0x0203 4000 - 0x0203 4FFF, 4 KB), CWA (0x0203 6000 - 0x0203 63FF, 1 KB), and TIMER (0x0205 0000 - 0x0205 0FFF, 4 KB). The second row, 'SP1 (SYS Domain)', contains two entries: UART0 (0x0250 0000 - 0x0250 03FF, 1 KB) and UART1 (0x0250 0400 - 0x0250 07FF, 1 KB). The table has three columns: 'Module', 'Address (It is for Cluster CPU)', and 'Size'. The 'Address' column uses a range notation like '0x0200 0000 - 0x0200 07FF'. The 'Size' column provides the memory size for each module.

Module	Address (It is for Cluster CPU)	Size
SP0 (SYS Domain)		
GPIO	0x0200 0000 – 0x0200 07FF	2 KB
PWM	0x0200 0C00 – 0x0200 OFFF	1 KB
CCU	0x0200 1000 – 0x0200 1FFF	4 KB
IR_TX	0x0200 3000 – 0x0200 33FF	1 KB
LEDC	0x0200 8000 – 0x0200 83FF	1 KB
GPADC	0x0200 9000 – 0x0200 93FF	1 KB
LRADC	0x0200 9800 – 0x0200 9BFF	1 KB
THS	0x0200 9400 – 0x0200 97FF	1 KB
TPADC	0x0200 9C00 – 0x0200 9FFF	1 KB
IOMMU	0x0201 0000 – 0x0201 FFFF	64 KB
Audio Codec	0x0203 0000 – 0x0203 0FFF	4 KB
DMIC	0x0203 1000 – 0x0203 13FF	1 KB
I2S0	0x0203 2000 – 0x0203 2FFF	4 KB
I2S1	0x0203 3000 – 0x0203 3FFF	4 KB
I2S2	0x0203 4000 – 0x0203 4FFF	4 KB
CWA	0x0203 6000 – 0x0203 63FF	1 KB
TIMER	0x0205 0000 – 0x0205 0FFF	4 KB
SP1 (SYS Domain)		
UART0	0x0250 0000 – 0x0250 03FF	1 KB
UART1	0x0250 0400 – 0x0250 07FF	1 KB

Ref: **DI-H User Manual p.45**



9.7.4 Register List

Module Name	Base Address
GPIO	0x02000000

Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULL0	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRV0	0x0074	PC Multi_Driving Register 0
PC_PULL0	0x0084	PC Pull Register 0

Configure register used to set pin function

Data register used to read/write pin value

9.7.3.2 GPIO Multiplex Function

Table 9-21 to Table 9-26 show the multiplex function pins of the D1-H.




NOTE

For each GPIO, Function0 is input function; Function1 is output function; Function9 to Function13 are reserved.

Table 9-21 PB Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PB0	PWM3	IR-TX	TWI2-SCK	SPI1-WP/DBI-TE	UART0-TX	UART2-TX	OWA-OUT	PB-EINT0
PB1	PWM4	I2S2-DOUT3	TWI2-SDA	I2S2-DIN3	UART0-RX	UART2-RX	IR-RX	PB-EINT1
PB2	LCD0-D0	I2S2-DOUT2	TWI0-SDA	I2S2-DIN2	LCD0-D18	UART4-TX		PB-EINT2
PB3	LCD0-D1	I2S2-DOUT1	TWI0-SCK	I2S2-DIN0	LCD0-D19	UART4-RX		PB-EINT3
PB4	LCD0-D8	I2S2-DOUT0	TWI1-SCK	I2S2-DIN1	LCD0-D20	UART5-TX		PB-EINT4

GPIO Configure Register




4 bits per GPIO pin

8 pins configured
in each 32-bit register

Select pin function from 16 options:
Input (0), Output (1),
Alt2-Alt8, 9-13 reserved,
Interrupt (14), Disabled (15)

Offset: 0x0030			Register Name: PB_CFG0																
Bit	Read/Write	Default/Hex	Description																
3:0	R/W	0xF	<table><tr><td>PB0_SELECT</td><td></td></tr><tr><td>PB0 Select</td><td></td></tr><tr><td>0000:Input</td><td>0001:Output</td></tr><tr><td>0010:PWM3</td><td>0011:IR-TX</td></tr><tr><td>0100:TWI2-SCK</td><td>0101:SPI1-WP/DBI-TE</td></tr><tr><td>0110:UART0-TX</td><td>0111:UART2-TX</td></tr><tr><td>1000:OWA-OUT</td><td>1001:Reserved</td></tr><tr><td>1110:PB-EINT0</td><td>1111:IO Disable</td></tr></table>	PB0_SELECT		PB0 Select		0000:Input	0001:Output	0010:PWM3	0011:IR-TX	0100:TWI2-SCK	0101:SPI1-WP/DBI-TE	0110:UART0-TX	0111:UART2-TX	1000:OWA-OUT	1001:Reserved	1110:PB-EINT0	1111:IO Disable
PB0_SELECT																			
PB0 Select																			
0000:Input	0001:Output																		
0010:PWM3	0011:IR-TX																		
0100:TWI2-SCK	0101:SPI1-WP/DBI-TE																		
0110:UART0-TX	0111:UART2-TX																		
1000:OWA-OUT	1001:Reserved																		
1110:PB-EINT0	1111:IO Disable																		

GPIO Data Register



I bit per GPIO pin

Value is 1 if high, 0 low

9.7.5.3 0x0040 PB Data Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: PB_DAT
Bit	Read/Write	Default/Hex	Description
31:13	/	/	/
12:0	R/W	0x0	PB_DAT If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read.

Ref: DI-H User Manual p.1098

Using xfel

BOOTROM of Mango Pi runs "FEL" by default
(Firmware Exchange Loader)

FEL listens on USB port for commands

Run `xfel` on your laptop to talk to FEL on Pi

Can peek and poke to memory addresses!

```
$ xfel write32 0x02000030 0x1
$ xfel write32 0x02000040 0x1
```

How to turn a light on in assembly

- Set up the circuit
 - Choose a GPIO pin (we're using PB0)
 - Wire up an LED and a resistor
 - If you want to turn on the LED with high voltage (3.3V), then wire the anode to the pin, cathode to one side of the resistor, and the other side of the resistor to ground (you could move the resistor in the circuit, as it is in series with the resistor).
- In assembly, configure the pin to be an output pin
- Set the pin voltage to be high (1)
- "Stop" the program with an infinite loop (why?)

on.s

```
# config PB0 as output, PB CFG0 @ 0x2000030
```

```
lui    a0,0x2000      # GPIO base address  
addi   a1,zero,1       # 1 for output  
sw     a1,0x30(a0)    # store to PB config0
```

```
# set PB0 value to 1, PB data @ 0x2000040
```

```
sw     a1,0x40(a0)    # turn on PB0
```

```
# loop forever
```

```
loop:
```

```
    j loop
```

Build and execute

```
$ riscv64-unknown-elf-as on -o on.o  
  
$ riscv64-unknown-elf-objcopy on.o on.bin -O binary  
  
$ mango-run on.bin  
    xfel ddr d1  
    xfel write 0x40000000 on.bin  
    xfel exec 0x40000000
```

How to blink a light in assembly

- Set up the circuit (same as before, PB0)
- In assembly, configure the pin to be an output pin
- Write a loop to turn the light on and off
 - The loop needs to toggle the pin from low to high and high to low, etc.
 - The loop needs to wait some time before it toggles, so the blinking is noticeable (why?)

blink.s

```
lui      a0,0x2000
addi    a1,zero,1
sw      a1,0x30(a0)      # config PB0 as output

loop:
xori    a1,a1,1          # xor ^ 1 invert bit 0
sw      a1,0x40(a0)      # flip bit on<->off

lui      a2,0x3f00        # busy loop wait
delay:
addi    a2,a2,-1
bne     a2,zero,delay

j loop           # repeat forever
```

Key concepts so far

Bits are bits; bitwise operations

Memory addresses (64-bits) refer to bytes (8-bits), words are 4 bytes

Memory stores both instructions and data

Computers repeatedly fetch, decode, and execute instructions

RISC-V instructions: ALU, load/store, branch

General purpose IO (GPIO), peripheral registers, MMIO

Resources to keep handy

DI-H User Manual

Mango Pi pinout

RISC-V Instruction Set Manual

Ripes simulator