Admin

Your system nearing completion -- exciting!

Interrupts

Today

Exceptional control flow

Suspend, jump to different code, then resume

How to do this safely and correctly

Low-level mechanisms

Next lecture

Using interrupts as client

Coordination of activity

Concurrency, multiple handlers, shared data



Blocking I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```

How long does it take to send a scan code?


It bits, clock rate 15kHz

How long does it take to update the screen?

What could go wrong?


Blocking I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```



Blocking I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```



The Problem

Ongoing, long-running tasks (graphics, simulations, applications) keep CPU occupied, but ...

When an external event arises, need to respond quickly.


Consider: Why does your cell ring/buzz? What would you have to do to see a text arrive if it didn't?

Concurrency

How to juggle doing more than one thing at once?

```
while (1) {
    dequeue scancode from queue
    update_screen();
}
whenever scancode arrives,
enqueue it
```

scancodes buffered for later processing



time ·····

Interrupts to the rescue!

Processor pauses current execution, switch to code that handles interrupt, switch back and resume execution

Asynchronous external event (peripherals, timer)

Synchronous exception (invalid address, illegal instruction)

Critical for responsive systems, hosted OS

Interrupts are essential and powerful, but getting them right requires using everything you've learned:

Architecture, assembly, linking, memory, C, peripherals, ...

code/button-blocking code/button-interrupt

Interrupted control flow

static volatile int gCount;

```
void update_screen(void)
{
  console_clear();
  for (int i = 0; i < N; i
      console_printf("%d",
  }
  gCount++;
  gpio_interrupt_clear(BUTTON);
}</pre>
```

```
99991010
```

Suspend current activity, execute other code, then resume, ... this will be tricky!

Interrupt mechanics

Somewhat analogous to function call

- Suspend currently executing code, save state
- Jump to handler code, process interrupt
- When finished, restore state and resume

Must adhere to conventions to avoid stepping on each other

- Consider: processor state, register use, memory
- Hardware support helps out

C abstraction ... Asm understanding!

```
update_screen:
         add sp,sp,-16
                        How to go from update_screen to
         sd ra, 8(sp)
                          button_pressed and back again?
         sd s0,0(sp)
         add s0, sp, 16
         jal 0x400006c4 <console_clear> button_pressed:
Interrupt!
         lui a0,0x40008
                                         sd ra, 8(sp)
         add a0, a0, 496 | 1) pause, preserve state
         jal 0x4000022
                       2) jump to handler, execute
         li s1,0
             0x400002c(3) restore state, resume
         lui a5,0x40022
                                           a0,1293
            a1,-760(a5)
                                         jal 0x400022d8 <gpio_interrupt_clear>
                                            ra,8(sp)
         lui a0,0x40008
                                            s0.0(sp)
         add a0,a0,528 # 0x40008210
                                         add sp, sp, 16
         jal 0x40000224 <console_printf; ret</pre>
```

The RISC-V Instruction Set Manual Volume II: Privileged Architecture

Document Version 20190608-Priv-MSU-Ratified

Editors: Andrew Waterman¹, Krste Asanović^{1,2}

¹SiFive Inc.,

²CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu

June 8, 2019

https://cs107e.github.io/readings/riscv-privileged-20190608-1.pdf

Terminology

Exception

- Problem arises when executing an instruction (invalid memory address, illegal instruction)

Trap

- Synchronous transfer of control to trap handler

Interrupt

- External event that occurs asynchronously
- Executing instruction is interrupted, will experience a trap

Processor modes

Machine (most privileged), Supervisor, User (least privileged)

Reset starts in <u>machine</u> (M) mode (all our code executes in M mode)

Trap usually executes with more privilege (hardware support to change mode on enter/exit trap handler)

What code is executed on trap?

- mtvec CSR stores address of code to jump to

CSRs

```
35 34
MXLEN-1
         MXLEN-2
                               33 32
                                       31
                                                                   19
                                                                         18
                                                                               17
                                         WPRI
                                                  TSR TW
                                                           TVM | MXR | SUM |
  SD
            WPRI
                      SXL[1:0]
                              UXL[1:0]
                                                                             MPRV
          MXLEN-37
                                           9
   1
                                                        1
   16 15
          14 13
                  12 11
                          10 9
  XS[1:0]
         FS[1:0]
                MPP[1:0] WPRI SPP MPIE
                                           WPRI SPIE
                                                        UPIE MIE
                                                                   WPRI
                                                                          SIE
                                                                               UIE
```

Figure 3.7: Machine-mode status register (mstatus) for RV64.

https://cs107e.github.io/readings/riscv-privileged-20190608-1.pdf

```
9
                                                                3
                                                                             1
MXLEN-1
              11
                     10
                                       7
                                                                                  0
  WPRI
                               UEIE
                                     MTIE
                                           WPRI STIE
                                                        UTIE
                                                              MSIE
                                                                    WPRI SSIE
                   WPRI
                          SEIE
                                                                                 USIE
             MEIE
 MXLEN-12
                                                                1
                  Figure 3.12: Machine interrupt-enable register (mie).
```

interrupts_global_enable:

```
li a0,1<<11  # set MEIE bit (m-mode external interrupts)
csrs mie,a0  # update mie register
li a0,1<<3  # set MIE bit (global enable m-mode interrupts)
csrs mstatus,a0  # update mstatus register
ret</pre>
```

Interrupt, hardware-side

External event triggers interrupt line. Processor response:

Complete current instruction

Pause, transfer control

Save interrupted pc in mepc CSR, elevate privilege

Disable further interrupts

pc = mtvec (address of handler function)

Software takes over

Trap handler begins executing

Must save/restore any registers it uses

Process interrupt and clear/mark handled

mret instruction to restore state and resume

Restores privilege level, reenables interrupts, pc = mepc

Interrupt, software-side

```
__attribute__((interrupt("machine")))
void trap_handler(void)
{
    ....
}
```

How does this attribute change the generated code? Let's find out!

```
C source #1 / X

A Save/Load + Add new... V Vim

attribute__((interrupt("machine"))) void trap_handler(void) {

3
```

Install trap handler

```
__attribute__((interrupt("machine"))) void trap_handler(void) {
   // code to respond to interrupt
void main(void) {
    set_mtvec(trap_handler); // store function pointer
interrupts_set_mtvec:
                          # assembly
                          # mtvec holds address of first insn
    csrw mtvec, a0
    ret
```

Interrupts (so far)

Hardware support Processor modes, exceptional control flow

Software config Install handler, enable interrupts

Exception received, handler must:
Init stack, preserve registers, handle event
Restore and resume

Interrupts (so far)

Top-level interrupts system configuration

- External interrupts enabled mstatus, mie CSRs
- Trap handler address installed in mtvec CSR

Transfer of control to enter/exit interrupt code

- Assembly to preserve registers
- Call into C code
- Assembly to restore registers, resume interrupted code

Next Lecture

Which interrupts are supported and how to configure (events from gpio, hstimer, uart, ...)

How to dispatch to specific handler per event source

What steps needed to init/enable interrupts

Writing safe interrupt handlers

How to share state without step on each other