

# University of Engineering and Technology School of Computer Science Syllabus of Course Academic Period 2019-I

- 1. Code and Name: CS2201. Computer Architecture (Mandatory)
- 2. Credits: 3
- 3. Hours of theory and Lab: 2 HT; 2 HL; (Semanal)
- 4. Professor(s), email and schedule to attend students

#### Lecturer

- Renzo Emilio Bustamante Avanzini <rbustamante@utec.edu.pe>
  - MSc in Electrical and Computer Engineering Engineering, University of Rochester, USA, 2016.

Meetings after coordination with the professor

#### 5. Basic Bibliography

- [Den05] Peter J. Denning. "The locality principle". In: Commun. ACM 48.7 (July 2005), pp. 19–24. ISSN: 0001-0782. DOI: 10.1145/1070838.1070856. URL: http://doi.acm.org/10.1145/1070838.1070856.
- [Don06] J. Dongarra. "Trends in high performance computing: a historical overview and examination of future developments". In: Circuits and Devices Magazine, IEEE 22.1 (2006), pp. 22–27. ISSN: 8755-3996. DOI: 10.1109/MCD. 2006.1598076.
- [EA05] Hesham El-Rewini and Mostafa Abd-El-Barr. Advanced Computer Architecture and Parallel Processing. Hoboken, NJ: John Wiley & Sons, 2005. ISBN: 0-471-46740-5.
- [HP06] J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. 4th. San Mateo, CA: Morgan Kaufman, 2006.
- [Joh91] M. Johnson. Superscalar microprocessor design. Prentice Hall series in innovative technology. Prentice Hall, 1991. ISBN: 9780138756345.
- [Par02] Behrooz Parhami. Introduction to parallel processing: algorithms and architectures. Plenum series in computer science. Plenum Press, 2002. ISBN: 9780306459702.
- [Par05] Behrooz Parhami. Computer Architecture: From Microprocessors to Supercomputers. New York: Oxford Univ. Press, 2005. ISBN: ISBN 0-19-515455-X.
- [PH04] D. A. Patterson and J. L. Hennessy. Computer Organization and Design: The Hardware/Software Interface. 3rd ed. San Mateo, CA: Morgan Kaufman, 2004.
- [Sta10] William Stalings. Computer Organization and Architecture: Designing for Performance. 8th. Upper Saddle River, NJ: Prentice Hall, 2010.

#### 6. Information about the course

(a) **Brief description about the course** It is necessary that the professional in Computer Science has a solid knowledge of the organization and operation of the various computer systems in which the programming environment is installed. This will also know how to establish the scope and limits of the applications that are developed according to the platform being used.

The following topics will be addressed: basic digital logic components in a computer system, design of instruction sets, microarchitecture of the processor and execution in pipelining, organization of memory: cache and virtual memory, protection and sharing, system I / O and interrupts, super-scalar architectures and out-of-order execution, vector computers, multithreading architectures, symmetric multiprocessors, memory and synchronization models, integrated systems and parallel computers.

(b) **Prerrequisites:** CS1D02. Discrete Structures II. (2<sup>nd</sup> Sem)

(c) Type of Course: Mandatory

(d) Modality: Face to face

#### 7. Goals of the Course

# Competences

- b) An ability to design and conduct experiments, as well as to analyze and interpret data. (Usage)
- g) The broad education necessary to understand the impact of computing solutions in a global, economic, environmental, and societal context. (Usage)
- i) An ability to use the techniques, skills, and modern computing tools necessary for computing practice. (Assessment)
- b) An ability to design and conduct experiments, as well as to analyze and interpret data. (Usage)
- g) The broad education necessary to understand the impact of computing solutions in a global, economic, environmental, and societal context. (Usage)
- i) An ability to use the techniques, skills, and modern computing tools necessary for computing practice. (Assessment)

# Learning Outcomes

- This course is intended to provide the student with a solid foundation in the evolution of computer architectures and the factors that influenced the design of hardware and software in today's computer systems.
- Ensure understanding of what hardware is itself and how it interacts with hardware and software in a current computing system.
- To deal with the following topics: basic digital logic components in a computer system, design of instruction sets, microarchitecture of the processor and execution in pipelining, organization of memory: cache and virtual memory, protection and sharing, system I / O and interrupts, super-scalar architectures and out-of-order execution, vector computers, multithreading architectures, symmetric multiprocessors, memory and synchronization models, integrated systems and parallel computers.

# 8. Topics of this course

- 1. Digital logic and digital systems
- 2. Machine level representation of data
- 3. Assembly level machine organization
- 4. Functional organization
- 5. Memory system organization and architecture
- 6. Interfacing and communication
- 7. Multiprocessing and alternative architectures
- 8. Performance enhancements

# 9. Methodology and system evaluation

# Theory Sessions:

The theory sessions are held in master classes with activities including active learning and roleplay to allow students to internalize the concepts.

#### b Sessions:

order to verify their competences, several activities including active learning and roleplay will be developed during lab sions.

#### Oral Presentations:

Individual and team participation is encouraged to present their ideas, motivating them with additional points in the different stages of the course evaluation.

# Reading:

Throughout the course different readings are provided, which are evaluated. The average of the notes in the readings is considered as the mark of a qualified practice. The use of the UTEC Online virtual campus allows each student to access the course information, and interact outside the classroom with the teacher and with the other students.

### Evaluation System:

The final grade FG is obtained through of:

```
\begin{aligned} \text{FG} = & & 0.05*C_1 + \\ & & 0.05*C_2 + \\ & & 0.10*PT + 0.30*P + \\ & & 0.20*L + \\ & & 0.15*E_1 + 0.15*E_2 \end{aligned}
```

Where:

C: Continuous Assessment (2):

C1 (weeks 1 - 7): HomeworkC2 (weeks 8 - 15): Homework

**PT:** Practical Test(1)

P: Proyect (1)

L: Lab experiments (1)


E: Exam(2) both text require printing

To pass the course you must obtain 11 or more in the final grade FG.

10. Content



TI 1, 4 TO 1, 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Unit 1: Digital logic and digital systems (18) Competences Expected: C8	
	Tonics
Describe the progression of computer technology components from vacuum tubes to VLSI, from mainframe computer architectures to the organization of warehouse-scale computers [Familiarity]  Comprehend the trend of modern computer architectures towards multi-core and that parallelism is inherent in all hardware systems [Usage]  Explain the implications of the "power wall" in terms of further processor performance improvements and the drive towards harnessing parallelism [Usage]  Articulate that there are many equivalent representations of computer functionality, including logical expressions and gates, and be able to use mathematical expressions to describe the functions of simple combinational and sequential circuits [Familiarity]  Design the basic building blocks of a computer: arithmetic-logic unit (gate-level), registers (gate-level), central processing unit (register transfer-level), memory (register transfer-level) [Usage]  Use CAD tools for capture, synthesis, and simulation to evaluate simple building blocks (eg, arithmetic-logic unit, registers, movement between registers) of a simple computer design [Familiarity]  Evaluate the functional and timing diagram behavior of a simple processor implemented at the logic circuit level [Assessment]	<ul> <li>Overview and history of computer architecture</li> <li>Combinational vs. sequential logic/Field programmable gate arrays as a fundamental combinational + sequential logic building block</li> <li>Multiple representations/layers of interpretation (hardware is just another layer)</li> <li>Computer-aided design tools that process hardware and architectural representations</li> <li>Register transfer notation/Hardware Description Language (Verilog/VHDL)</li> <li>Physical constraints (gate delays, fan-in, fan-out, energy/power)</li> </ul>






Unit 2: Machine level representation of data (8)	
Competences Expected: C9	
Learning Outcomes	Topics
<ul> <li>Explain why everything is data, including instructions, in computers [Assessment]</li> <li>Explain the reasons for using alternative formats to represent numerical data [Familiarity]</li> <li>Describe how negative integers are stored in sign-magnitude and twos-complement representations [Usage]</li> <li>Explain how fixed-length number representations affect accuracy and precision [Usage]</li> <li>Describe the internal representation of non-numeric data, such as characters, strings, records, and arrays [Usage]</li> <li>Convert numerical data from one format to another [Usage]</li> </ul>	<ul> <li>Bits, bytes, and words</li> <li>Numeric data representation and number bases</li> <li>Fixed- and floating-point systems</li> <li>Signed and twos-complement representations</li> <li>Representation of non-numeric data (character codes, graphical data)</li> <li>Representation of records and arrays</li> </ul>
Readings: [Par05], [Sta10]	



Unit 3: Assembly level machine organization (8)		
Competences Expected: C4,CS3		
Learning Outcomes	Topics	
<ul> <li>Explain the organization of the classical von Neumann machine and its major functional units [Familiarity]</li> <li>Describe how an instruction is executed in a classical von Neumann machine, with extensions for threads, multiprocessor synchronization, and SIMD execution [Familiarity]</li> </ul>	<ul> <li>Basic organization of the von Neumann machine</li> <li>Control unit; instruction fetch, decode, and execution</li> <li>Instruction sets and types (data manipulation, control, I/O)</li> <li>Assembly/machine language programming</li> </ul>	
• Describe instruction level parallelism and hazards, and how they are managed in typical processor pipelines [Familiarity]	<ul><li>Instruction formats</li><li>Addressing modes</li></ul>	
• Summarize how instructions are represented at both the machine level and in the context of a symbolic assembler [Familiarity]	<ul> <li>Subroutine call and return mechanisms</li> <li>I/O and interrupts</li> </ul>	
• Demonstrate how to map between high-level language patterns into assembly/machine language notations [Usage]	• Heap vs. Static vs. Stack vs. Code segments	
• Explain different instruction formats, such as addresses per instruction and variable length vs fixed length formats [Usage]		
• Explain how subroutine calls are handled at the assembly level [Usage]		
• Explain the basic concepts of interrupts and I/O operations [Familiarity]		
• Write simple assembly language program segments [Usage]		
• Show how fundamental high-level programming constructs are implemented at the machine-language level [Usage]		






Unit 4: Functional organization (8)	
Competences Expected: C9	
Learning Outcomes	Topics
<ul> <li>Compare alternative implementation of datapaths [Assessment]</li> <li>Discuss the concept of control points and the generation of control signals using hardwired or microprogrammed implementations [Familiarity]</li> <li>Explain basic instruction level parallelism using pipelining and the major hazards that may occur [Usage]</li> <li>Design and implement a complete processor, including datapath and control [Usage]</li> <li>Determine, for a given processor and memory system implementation, the average cycles per instruction [Assessment]</li> </ul>	<ul> <li>Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution</li> <li>Control unit: hardwired realization vs. microprogrammed realization</li> <li>Instruction pipelining</li> <li>Introduction to instruction-level parallelism (ILP)</li> </ul>
<b>Readings</b> : [Par05], [HP06]	

Unit 5: Memory system organization and architecture (8)  Competences Expected: CS3		
Learning Outcomes	Topics	
<ul> <li>Identify the main types of memory technology (eg, SRAM, DRAM, Flash, magnetic disk) and their relative cost and performance [Familiarity]</li> <li>Explain the effect of memory latency on running time [Familiarity]</li> <li>Describe how the use of memory hierarchy (cache, virtual memory) is used to reduce the effective memory latency [Usage]</li> <li>Describe the principles of memory management [Usage]</li> <li>Explain the workings of a system with virtual memory management [Usage]</li> <li>Compute Average Memory Access Time under a variety of cache and memory configurations and mixes of instruction and data references [Assessment]</li> </ul>	<ul> <li>Storage systems and their technology</li> <li>Memory hierarchy: importance of temporal and spatial locality</li> <li>Main memory organization and operations</li> <li>Latency, cycle time, bandwidth, and interleaving</li> <li>Cache memories (address mapping, block size, replacement and store policy)</li> <li>Multiprocessor cache consistency/Using the memory system for inter-core synchronization/atomic memory operations</li> <li>Virtual memory (page table, TLB)</li> <li>Fault handling and reliability</li> <li>Error coding, data compression, and data integrity</li> </ul>	
<b>Readings</b> : [Par05], [PH04], [Den05]		



Competences Expected: C4,C9,CS3	
<ul> <li>Explain how interrupts are used to implement I/O control and data transfers [Familiarity]</li> <li>Identify various types of buses in a computer system [Familiarity]</li> <li>Describe data access from a magnetic disk drive [Usage]</li> <li>Compare common network organizations, such as ethernet/bus, ring, switched vs routed [Assessment]</li> <li>Identify the cross-layer interfaces needed for multimedia access and presentation, from image fetch from remote storage, through transport over a communications network, to staging into local memory, and final presentation to a graphical display [Familiarity]</li> <li>Describe the advantages and limitations of RAID architectures [Familiarity]</li> </ul>	<ul> <li>I/O fundamentals: handshaking, buffering, programmed I/O, interrupt-driven I/O</li> <li>Interrupt structures: vectored and prioritized, interrupt acknowledgment</li> <li>External storage, physical organization, and drives</li> <li>Buses: bus protocols, arbitration, direct-memory access (DMA)</li> <li>Introduction to networks: communications network as another layer of remote access</li> <li>Multimedia support</li> <li>RAID architectures</li> </ul>

Unit 7: Multiprocessing and alternative architectures (8)	
Competences Expected: C9	
Learning Outcomes	Topics
<ul> <li>Discuss the concept of parallel processing beyond the classical von Neumann model [Assessment]</li> <li>Describe alternative parallel architectures such as SIMD and MIMD [Familiarity]</li> <li>Explain the concept of interconnection networks and characterize different approaches [Usage]</li> <li>Discuss the special concerns that multiprocessing systems present with respect to memory management and describe how these are addressed [Familiarity]</li> <li>Describe the differences between memory backplane, processor memory interconnect, and remote memory via networks, their implications for access latency and impact on program performance [Assessment]</li> </ul>	<ul> <li>Power Law</li> <li>Example SIMD and MIMD instruction sets and architectures</li> <li>Interconnection networks (hypercube, shuffle-exchange, mesh, crossbar)</li> <li>Shared multiprocessor memory systems and memory consistency</li> <li>Multiprocessor cache coherence</li> </ul>
<b>Readings</b> : [Par05], [Par02], [EA05]	



Unit 8: Performance enhancements (8)	
Competences Expected: C8,C9	
Learning Outcomes	Topics
<ul> <li>Describe superscalar architectures and their advantages [Familiarity]</li> <li>Explain the concept of branch prediction and its utility [Usage]</li> <li>Characterize the costs and benefits of prefetching [Assessment]</li> <li>Explain speculative execution and identify the conditions that justify it [Assessment]</li> <li>Discuss the performance advantages that multithreading offered in an architecture along with the factors that make it difficult to derive maximum benefits from this approach [Assessment]</li> <li>Describe the relevance of scalability to performance [Assessment]</li> </ul>	<ul> <li>Superscalar architecture</li> <li>Branch prediction, Speculative execution, Out-of-order execution</li> <li>Prefetching</li> <li>Vector processors and GPUs</li> <li>Hardware support for multithreading</li> <li>Scalability</li> <li>Alternative architectures, such as VLIW/EPIC, and Accelerators and other kinds of Special-Purpose Processors</li> </ul>
<b>Readings</b> : [Par05], [Par02], [PH04], [Don06], [Joh91]	

