

CS3281 / CS5281 Virtual Memory

CS3281 / CS5281 Spring 2025

*Some lecture slides borrowed and adapted from CMU's "Computer Systems: A Programmer's Perspective"




Today

- Address spaces
- VM as a tool for memory management
- VM as a tool for memory protection
- VM as a tool for caching
- Address translation




A System Using Physical Addressing

Used in "simple"
 systems like embedded
 microcontrollers in
 devices like cars,
 elevators, and digital
 picture frames



A System Using Virtual Addressing

- Used in all modern servers, laptops, and smart phones
- One of the great ideas in computer science



Address Spaces

 Linear address space: Ordered set of contiguous non-negative integer addresses:

 $\{0, 1, 2, 3 \dots \}$

 Virtual address space: Set of N = 2ⁿ virtual addresses {0, 1, 2, 3, ..., N-1}

 Physical address space: Set of M = 2^m physical addresses {0, 1, 2, 3, ..., M-1}



Why Virtual Memory (VM)?

- Simplifies memory management
 - Each process gets the same linear address space
- Isolates address spaces
 - One process can't interfere with another's memory
- Uses main memory (RAM) efficiently
 - Use DRAM as a cache for parts of a virtual address space
- Many other benefits (some discussed later)
 - Shared memory, memory deduplication, lazy allocation, etc.



Today


- Address spaces
- VM as a tool for memory management
- VM as a tool for memory protection
- VM as a tool for caching
- Address translation






VM as a Tool for Memory Management

- Key idea: each process has its own <u>virtual address space</u>
 - It can view memory as a simple linear array
 - Mapping function scatters addresses through physical memory



VM as a Tool for Memory Management

- Simplifying memory allocation
 - Each virtual page can be mapped to any physical page
 - A virtual page can be stored in different physical pages at different times
- Sharing code and data among processes
 - Map virtual pages to the same physical page (here: PP 6)



Today

- Address spaces
- VM as a tool for memory management
- VM as a tool for memory protection
- VM as a tool for caching
- Address translation




Today

- Address spaces
- VM as a tool for memory management
- VM as a tool for memory protection
- VM as a tool for caching
- Address translation



VM as a Tool for Caching

- Conceptually, virtual memory is an array of N contiguous bytes stored on disk.
- The contents of the array on disk are cached in *physical memory* (*DRAM cache*)
 - These cache blocks are called *pages* (size is $P = 2^p$ bytes)



DRAM Cache Organization

- DRAM cache organization driven by the enormous miss penalty
 - DRAM is about 10x slower than SRAM (cache)
 - Disk is about 10,000x slower than DRAM


- Consequences
 - Large page (block) size: typically 4 KB (Huge pages are 2MB 1GB.)
 - Only a subset of virtual pages are stored in the main memory
 - Highly sophisticated, expensive replacement algorithms
 - Too complicated and open-ended to be implemented in hardware






Enabling Data Structure: Page Table

- A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages.
 - Per-process kernel data structure in DRAM



Page Hit


Page hit: reference to VM word that is in physical memory (DRAM cache hit)






Page Fault

Page fault: reference to VM word not in physical memory (DRAM cache miss)







Page miss causes page fault (an exception)




- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)




- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)



- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)
- Offending (faulting) instruction is restarted: page hit!



Allocating Pages



Today

- Address spaces
- VM as a tool for memory management
- VM as a tool for memory protection
- VM as a tool for caching
- Address translation





VM Address Translation

Virtual Address Space

$$-V = \{0, 1, ..., N-1\}$$

Physical Address Space

$$-P = \{0, 1, ..., M-1\}$$

- Address Translation
 - MAP: $V \rightarrow P \cup \{\emptyset\}$
 - For virtual address a:
 - MAP(a) = a' if data at virtual address a is at physical address a' in P
 - $MAP(a) = \emptyset$ if data at virtual address a is not in physical memory
 - Either invalid or stored on disk






Summary of Address Translation Symbols

- Basic Parameters
 - n, m, p: Number of bits
 - $-N = 2^n$: Number of addresses in virtual address space
 - M = 2^m: Number of addresses in physical address space
 - $P = 2^p$: Page size (bytes)
- Components of the virtual address (VA)
 - VPO: Virtual page offset
 - VPN: Virtual page number
- Components of the physical address (PA)
 - PPO: Physical page offset (same as VPO)
 - PPN: Physical page number






Address Translation with a Page Table




Address Translation: Page Hit



- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

Address Translation: Page Fault




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction

Multi-Level Page Tables

Level 2


- Suppose:
 - 4KB (2¹²) page size, 48-bit address space, 8-byte PTE (2³)
- Problem:
 - Would need a 512 GB page table!
 - $2^{48} * 2^{-12} * 2^3 = 2^{39}$ bytes
- Common solution: Multi-level page table
- Example: 2-level page table
 - Level 1 table: each PTE points to a page table (always memory resident)
 - Level 2 table: each PTE points to a data page (paged in and out like any other data)








Two-Level Page-Table Hierarchy



Translating with a 2-Level Page Table





Summary

- Programmer's view of virtual memory
 - Each process has its own private linear address space
 - Cannot be corrupted by other processes

- System view of virtual memory
 - Uses memory efficiently by caching virtual memory pages
 - Efficient only because of locality
 - Simplifies memory management and programming
 - Simplifies protection by providing a convenient point to check permissions



