

CS 423 Operating System Design: Interrupts

Tianyin Xu

* Thanks for Prof. Adam Bates for the slides.

Logistics




- MP 1 should be out today.
- Please send us your Github ID. The Google form is online.

What's a 'real' CPU?




What's the STATE of a real CPU?

Registers



The Context Switch





Discussion: Last Class





- Where is CPU State physically stored for active task?
 - Registers!
 - Program Counter is a register
 - Segment Registers
 - Code Segment
 - Data Segment
 - Stack Segment
- CPU has access to RAM and can save PC to stack before context switching.

Process Control Block



The state for processes that are not running on the CPU are maintained in the Process Control Block (PCB) data structure






An alternate PCB diagram

Where We Are:



Last class, we discussed how context switches allow a single CPU townwhitiple dasks bicture?




Where We Are:




Interrupts to drive scheduling decisions!

Interrupt handlers are also tasks that share the CPU.



CTX Switch: Interrupt






Block

Block

Can also CTX Switch from Yield





How do we take interrupts safely??



Interrupt Vector Table

- Where the processor looks for a handler
- Limited number of entry points into kernel
- Stored in RAM at a known address

Atomic transfer of control

- Single instruction to change:
 - Program counter
 - Stack pointer
 - Memory protection
 - Kernel/user mode


Transparent restartable execution

User program does not know interrupt occurred

Interrupt Vector Table



Table set up by OS kernel; pointers to code to run on different events




Interrupt Stack



- Per-processor, located in kernel (not user) memory
 - Fun fact! Usually a process/thread has both a kernel and user stack
- Can the interrupt handler run on the stack of the interrupted user process?

Interrupt Stack





Hardware Interrupts



- Hardware generated:
 - Different I/O devices are connected to different physical lines (pins) of an "Interrupt controller"
 - Device hardware signals the corresponding line
 - Interrupt controller signals the CPU (by signaling the Interrupt pin and passing an interrupt number)
 - CPU saves return address after next instruction and jumps to corresponding interrupt handler

Why Hardware INTs?



- Hardware devices may need asynchronous and immediate service. For example:
 - Timer interrupt: Timers and time-dependent activities need to be updated with the passage of time at precise intervals
 - Network interrupt: The network card interrupts the CPU when data arrives from the network
 - I/O device interrupt: I/O devices (such as mouse and keyboard) issue hardware interrupts when they have input (e.g., a new character or mouse click)

Ex: Itanium 2 Pinout



```
AG AF AE AD AC AB AA Y W V U T R P N M L K J H G F E
```


Ex: Itanium 2 Pinout





Ex: Itanium 2 Pinout





LINTx — lines/pins for hardware interrupts.

In this case...

LINTO — line for unmaskable interrupts

LINT1 — line for maskable interrupts

A Note on Multicore




- How are interrupts handled on multicore machines?
 - On x86 systems each CPU gets its own local Advanced Programmable Interrupt Controller (APIC). They are wired in a way that allows routing device interrupts to any selected local APIC.
 - The OS can program the APICs to determine which interrupts get routed to which CPUs.
 - The default (unless OS states otherwise) is to route all interrupts to processor 0

Instruction Cycle




How does interrupt handling change the instruction cycle?



Instruction Cycle w/ INTs




How does interrupt handling change the instruction cycle?



Processing HW INT's





Other Interrupts



- Software Interrupts:
 - Interrupts caused by the execution of a software instruction:
 - INT <interrupt_number>
 - Used by the system call interrupt()
- Initiated by the running (user level) process
- Cause current processing to be interrupted and transfers control to the corresponding interrupt handler in the kernel

Other Interrupts



- Exceptions
 - Initiated by processor hardware itself
 - Example: divide by zero
- Like a software interrupt, they cause a transfer of control to the kernel to handle the exception

They're all interrupts



- HW -> CPU -> Kernel: Classic HW Interrupt
- User -> Kernel: SW Interrupt
- CPU -> Kernel: Exception
- Interrupt Handlers used in all 3 scenarios

RIACIONA RIACIONA



- Interrupts (as the name suggests) have the highest priority (compared to user and kernel threads) and therefore run first
 - What are the implications on regular program execution?
 - Must keep interrupt code short in order not to keep other processing stopped for a long time
 - Cannot block (regular processing does not resume until interrupt returns, so if the interrupt blocks in the middle the system "hangs")

IIN IS, Priorities, &



- Can an interrupt handler use kmalloc()?
- Can an interrupt handler write data to disk?
- Can an interrupt handler use busy wait?
 - E.G. while (!event) loop;

Interrupt Masking



- Interrupt handler runs with interrupts off
 - Re-enabled when interrupt completes
- OS kernel can also turn interrupts off
 - Eg., when determining the next process/thread to run

Interrupt Handlers



Designing an Interrupt Handler:

- Since the interrupt handler must be minimal, all other processing related to the event that caused the interrupt must be deferred
 - Example:
 - Network interrupt causes packet to be copied from network card
 - Other processing on the packet should be deferred until its time comes
- The deferred portion of interrupt processing is called the "Bottom Half"

Bottom Halves



- Method for deferring portion of interrupt processing
- Globally serialized
 - When one bottom half is executing, no other bottom half can execute (even different type) on any CPU.
- Obvious performance limitations; primarily available for legacy support.
- Note: other mechanisms for deferred work are also sometimes referred to as bottom half mechanisms.

soft_irq's



- Handlers that, like bottom halves, must be statically defined/allocated in the Linux kernel at compile time.
- A hardware interrupt handler (before returning) uses raise_softirq() to mark that a given soft_irq must execute deferred work
- At a later time, when scheduling permits, the marked soft_irq handler is executed
 - When a hardware interrupt is finished
 - When a process makes a system call
 - When a new process is scheduled
- Unlike bottom halves, softirgs are reentrant and can be executed concurrently on several CPUs
 - How to protect data??

soft_irq types



- HI_SOFTIRQ
- TIMER_SOFTIRQ
- NET_TX_SOFTRQ
- NET_RX_SOFTIRQ
- BLOCK_SOFTIRQ
- TASKLET_SOFTIRQ
- SCHED_SOFTIRQ
- . . .

soft_irq types



- HI_SOFTIRQ
- TIMER_SOFTIRQ
- NET_TX_SOFTRQ
- NET_RX_SOFTIRQ
- BLOCK_SOFTIRQ
- TASKLET_SOFTIRQ
- SCHED_SOFTIRQ
- . . .

Tasklets



- Another Deferred work mechanism multiplexed on top of soft_irq's
- Scheduled using
 - tasklet_schedule()
 - tasklet_hi_schedule()
- Typically, a tasklet is serialized with respect to itself.
 - Non-reentrant == easier to code
 - Different task lets can be executed concurrently on different CPUs.
- Tasklets can be created or removed dynamically
- Cannot sleep (cannot save their context)

Work Queues



- A different mechanism for (non-interrupt) deferred work
- Work deferred to its own thread
 - Does not run in interrupt concept
- Can be scheduled together with other threads according to priorities set by a scheduling policy
- Associated with its thread control block and hence can block (and save context)
 - DECLARE_WORK(name, void (*func)(void *), void *data);
 - INIT_WORK(struct work_struct *work, void (*func)(void *), void *data);
 - schedule_work(&work);