# Weak Memory Concurrency-II

Soham Chakraborty

02.03.2022

### Outline

Axioms & Properties

- Coherence
- Atomicity

Relaxed Memory Models in Programming Languages

Relaxed Memory Models in Architectures

### Coherence

### SC per location

(poloc 
$$\cup$$
 rf  $\cup$  fr  $\cup$  mo) is acyclic

#### Examples: coherence violations

$$X = 1;$$
  
 $X = 2;$   
 $a = X; // 1$ 

$$a = X; // 1$$
  
  $X = 1;$ 

$$X = 1;$$
  $A = X;$  // 2  
  $X = 2;$   $A = X;$  // 1

$$X = 1;$$
  
 $a = X;$  // 2  $X = 2;$   
 $b = X;$  // 1

# Atomicity

Atomicity:  $rmw \cap (fr; mo) = \emptyset$ 

Examples: Atomicity violations

$$X = 0;$$
  $CAS(X, 0, 1); \parallel CAS(X, 0, 1);$ 

Both CAS operations cannot be successful

## Release-Acquire Consistency

All writes are release and all reads are acquire accesses

Follows (sc-per-loc) and (atomicity)

Reordering restrictions: WW, RR, RW (same as TSO)

**Example:** Allowed behaviors (same as TSO)

$$X = Y = 0;$$
  $X = Y = 0;$   $X = 1;$   $A = Y;$   $A$ 

## Release-Acquire Consistency

Reordering restrictions: WW, RR, RW (same as TSO)

Allows non-multicopy atomicity unlike TSO

Example:

$$X = Y = 0;$$
  
 $X = 1;$   $\begin{vmatrix} a = X; \\ b = Y; \end{vmatrix}$   $\begin{vmatrix} c = Y; \\ d = X; \end{vmatrix}$   $Y = 1;$ 

Outcome a = c = 1, b = d = 0 is allowed in RA but not in TSO

# Release-Acquire Consistency

### **Axioms**

$$(poloc \cup rf \cup fr \cup mo)$$
 is acyclic

$$rmw \cap (fr; mo) = \emptyset$$
 (atomicity)

hb; eco? is irreflexive where

- $hb \triangleq (po \cup rf)^+$
- $eco = (rf \cup fr \cup mo)^+$

(sc-per-loc)

### Mappings: RA to TSO

 $W \rightsquigarrow W$ ,  $R \rightsquigarrow R$ ,  $CAS \rightsquigarrow CAS$ ,  $F \rightsquigarrow F$ 

**Mapping Correctness:** Suppose a program P in RA is mapped to P' in TSO following the above mapping scheme. For each TSO-consistent execution of P' there exists an RA-consistent execution of P having same behavior.

• Behavior: Final values in the shared memory locations

# C/C++ Concurrency

Non-atomic accesses

Relaxed accesses

Acquire, release accesses and fences

SC accesses and SC fence

Formal model is known as C11

#### Relations

Synchronization relation is established by

- Release acquire accesses
- Relaxed accesses and fences

Happens-before:  $hb = (po \cup sw)^+$ 

#### Data Race

a and b is a data race (on non-atomics) when

- a and b are concurrent (not related by hb)
- Access same memory location
- Atleast one of a or b is non-atomics

A consistent execution with data race on non-atomic  $\implies$  the behavior of the program is undefined

$$X=0$$
  $X_{\mathsf{na}}=1; \; \left\| \; \; a=X_{\mathsf{acq}}; \; 
ight.$ 

a > 1 is possible in C/C++

### OOTA

OOTA: out-of-thin-air behavior

$$X=Y=0$$
 
$$\begin{array}{c|c} X=Y=0 \\ a=X; \\ if(a==1) \\ Y=1; \end{array} \begin{array}{c|c} b=Y; \\ if(b==1) \\ X=1; \end{array} \begin{array}{c|c} (LBDep) \\ a=X; \\ Y=1; \end{array} \begin{array}{c|c} b=Y; \\ Y=1; \end{array} \begin{array}{c} (LB) \\ X=1; \end{array}$$

Undesirable: C11 allows a = b = 1 in both programs

Desirable: Allow a = b = 1 in (LB), but forbid in (LBDep)

# Architecture Memory Models

Examples: x86, ARMv8, ARMv7, Power

Dependency orders accesses (unlike C11)

• (LB) and (LBDep) programs

Fences are different

Data race has no undefined behavior

### **Discussions**

Why different memory models?

Role of compilers

Considerations for a new memory model

Analysis tools

#### References

Mathematizing C++ Concurrency.

Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber.

In POPL 2011

Chapter 2 (Background)

Correct Compilation of Relaxed Memory Concurrency.

Soham Chakraborty

http:

//plv.mpi-sws.org/soham/thesis/Thesis-Chakraborty.pdf