Mini-MIPS

From Weste/Harris CMOS VLSI Design


1

Based on MIPS

- In fact, it's based on the multi-cycle MIPS from Patterson and Hennessy
 - Your CS/EE 3810 book...
- 8-bit version
 - 8-bit data and address
 - 32-bit instruction format
 - 8 registers numbered \$0-\$7
 - \$0 is hardwired to the value 0

CS/EE 3710

Instruction Set					
Table 1.7 MIPS in	struction set (s	ubset supported)			
Instruction	Function		Encoding	ор	funct
add \$1, \$2, \$3	addition:	\$1 <- \$2 + \$3	R	000000	100000
sub \$1, \$2, \$3	subtraction:	\$1 <- \$2 - \$3	R	000000	100010
and \$1, \$2, \$3	bitwise and:	\$1 <- \$2 and \$3	R	000000	100100
or \$1, \$2, \$3	bitwise or:	\$1 <- \$2 or \$3	R	000000	100101
slt \$1, \$2, \$3	set less than:	\$1 <- 1 if \$2 < \$3 \$1 <- 0 otherwise	R	000000	101010
addi \$1, \$2, imm	add immediate:	\$1 <- \$2 + imm	I	001000	n/a
beq \$1, \$2, imm	branch if equal:	PC <- PC + imm ^a	I	000100	n/a
j destination	jump:	PC <- destination ^a	J	000010	n/a
lb \$1, imm(\$2)	load byte:	\$1 <- mem[\$2 + imm]	I	100000	n/a
sb \$1, imm(\$2)	store byte:	mem[\$2 + imm] <- \$1	I	101000	n/a



5

```
Fibonacci C-Code
  int fib(void)
     int n = 8;
                       /* compute nth Fibonacci number */
     int f1 = 1, f2 = -1; /* last two Fibonacci numbers */
                       /* count down to n = 0 */
     while (n != 0) {
      f1 = f1 + f2;
       f2 = f1 - f2;
      n = n - 1;
     }
     return f1;
FIG 1.50 C code for Fibonacci program
Cycle 1: f1 = 1 + (-1) = 0, f2 = 0 - (-1) = 1
Cycle 2: f1 = 0 + 1 = 1, f2 = 1 - 1 = 0
Cycle 3: f1 = 1 + 0 = 1, f2 = 1 - 0 = 1
Cycle 4: f1 = 1 + 1 = 2, f2 = 2 - 1 = 1
Cycle 5: f1 = 2 + 1 = 3, f2 = 3 - 1 = 2
Cycle 6: f1 = 3 + 2 = 5, f2 = 5 - 2 = 3
```

Fibonacci Assembly Code

```
# fib.asm
# Register usage: $3: n $4: f1 $5: f2
# return value written to address 255
fib: addi $3, $0, 8  # initialize n=8
     addi $4, $0, 1
                        # initialize f1 = 1
     addi $5, $0, -1
                        # initialize f2 = -1
loop: beq $3, $0, end
                          \# Done with loop if n = 0
     add $4, $4, $5
                          # f1 = f1 + f2
     sub $5, $4, $5
                          # f2 = f1 - f2
     addi $3, $3, -1
                          \# n = n - 1
      j loop
                          # repeat until done
    sb $4, 255($0)
                          # store result in address 255
```

FIG 1.51 Assembly language code for Fibonacci program

Compute 8th Fibonacci number (8'd13 or 8'h0D) Store that number in memory location 255

CS/EE 3710

7

Fibonacci Machine Code


Hexadecimal Instruction Binary Encoding Encoding addi \$3, \$0, 8 000000000001000 001000 00000 00011 20030008 addi \$4, \$0, 1 001000 00000 00100 20040001 111111111111111111 addi \$5, \$0, -1 001000 00000 00101 2005ffff 000100 00011 00000 beq \$3, \$0, end 0000000000000101 1060000 4 add \$4, \$4, \$5 000000 00100 00101 00100 00000 100000 00852020 sub \$5, \$4, \$5 000000 00100 00101 00101 00000 100010 00852822 001000 00011 00011 addi \$3, \$3, -1 111111111111111111 2063ffff j loop 000010 00000000000000000000000000011 08000003 \$4, 255(\$0) 101000 00000 00100 0000000011111111 a00400ff


FIG 1.52 Machine language code for Fibonacci program


Assembly Code


Machine Code


CS/EE 3710














```
External memory on FPGA
module exmem #(parameter DATA_WIDTH=8, parameter ADDR_WIDTH=8)
    ( input [(DATA_WIDTH-1):0] data,
     input [(ADDR_WIDTH-1):0] addr,
                    we, clk,
     output [(DATA WIDTH-1):0] q );
   // Declare the RAM variable
   reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
   // Variable to hold the read address
   reg [ADDR_WIDTH-1:0] addr_reg;
                                           •This is synthesized to
   always @ (posedge clk)
                                            a Block RAM on the
    begin
        // Write
                                            FPGA
        if (we) ram[addr] <= data;</pre>
                                           • It's 8-bits wide
        // register to hold the read address
                                           • With 256 locations
        addr_reg <= addr;
    end
                                           • Both writes and reads
   assign q = ram[addr_reg];
                                             are clocked
endmodule // exmem
 CS/EE 3710
```


```
exmem.v
module exmem #(parameter DATA WIDTH=8, parameter ADDR WIDTH=8)
    ( input [(DATA_WIDTH-1):0] data,
     input [(ADDR WIDTH-1):0] addr,
                     we, clk,
     output [(DATA WIDTH-1):0] q );
   // Declare the RAM variable
   reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
   // Variable to hold the read address
                                                  This is synthesized to
   reg [ADDR_WIDTH-1:0] addr_reg;
                                                  a Block RAM on the
   always @ (posedge clk)
    begin
                                                  FPGA
        // Write
        if (we) ram[addr] <= data;</pre>
        // register to hold the read address
        addr reg <= addr;
                                              Note clock!
   assign q = ram[addr_reg];
endmodule // exmem
 CS/EE 3710
```


Memory Types on the FPGA


- ◆ DFFs available in Logic Array Blocks
 - Used mostly for local, unstructured memories
 - Used as DFFs in FSMs, local registers (regfile, flags, FSM control state variables, etc.)
- ◆ For more structured Memories, we use BLOCK RAMs (M10K)
 - Configurable w.r.t. operand word-lengths, and memory words
 - Use as RAMs, as well as ROMs

CS/EE 3710

17







M10K RAM Blocks

- \bullet M10K = 10K bits = $10 \times 1024 = 10,240$ bits
 - 397 blocks = 397 x 10K bits total

Table 19. Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

Memory Block	Depth (bits)	Programmable Width
MLAB	32	x16, x18, or x20
M10K	256	x40 or x32
	512	x20 or x16
	1K	x10 or x8
	2K	x5 or x4
	4K	x2
	8K	x1


CS/EE 3710

21


Looking Ahead


- Project has 16bit words
 - 512x16 is one M10K configuration
 - 397 blocks = 203,264 words
 - $2^{16} = 65,535$ words
 - $2^{18} = 262,144$
- So, maybe you could use an 18-bit address with the 16-bit data word?
 - That's what the CR-16 does...


CS/EE 3710




```
exmem.v
module exmem #(parameter DATA WIDTH=8, parameter ADDR WIDTH=8)
    (input [(DATA_WIDTH-1):0] data,
     input [(ADDR_WIDTH-1):0] addr,
     input
                     we, clk,
     output [(DATA_WIDTH-1):0] q );
   // Declare the RAM variable
   reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
                                                    Addr reg is stored
   // Variable to hold the read address
   reg [ADDR_WIDTH-1:0] addr_reg;
                                                    on rising edge
   always @ (posedge clk)
     begin
                                                    So, Read happens
        // Write
         if (we) ram[addr] <= data;</pre>
                                                    using stored address
         // register to hold the read address
         addr_reg <= addr; 4
   assign q = ram[addr_reg];
endmodule // exmem
 CS/EE 3710
```







```
mips.v
// simplified MIPS processor
module mips #(parameter WIDTH = 8, REGBITS = 3)
       (input
                     clk, reset,
       input [WIDTH-1:0] memdata,
       output
                     memread, memwrite,
        output [WIDTH-1:0] adr, writedata);
 wire [31:0] instr;
         zero, alusrca, memtoreg, iord, pcen, regwrite, regdst;
 wire [1:0] aluop,pcsource,alusrcb;
 wire [3:0] irwrite;
 wire [2:0] alucont;
 controller cont(clk, reset, instr[31:26], zero, memread, memwrite,
           alusrca, memtoreg, iord, pcen, regwrite, regdst,
           pcsource, alusrcb, aluop, irwrite);
 alucontrol ac(aluop, instr[5:0], alucont);
 datapath #(WIDTH, REGBITS)
        dp(clk, reset, memdata, alusrca, memtoreg, iord, pcen,
          regwrite, regdst, pcsource, alusrcb, irwrite, alucont,
          zero, instr, adr, writedata);
endmodule
```



```
Next State Logic

always 0(*)
begin

case(state)

FEICH1: nextstate (= FEICH2;
FEICH2: nextstate (= FEICH3;
FEICH3: nextstate (= FEICH4;
FEICH4: nextstate (= DECODE;
DECODE: case(op)

LB: nextstate (= MEMADR;
RIYPE: nextstate (= RIYPEEX;
BEQ: nextstate (= RIYPEEX;
BEQ: nextstate (= EECC);
J: nextstate (= EECX;
default: nextstate (= EECH1; // should never happen enclasse

MEMADR: case(op)

LB: nextstate (= LBRD;
default: nextstate (= FEICH1; // should never happen enclasse

LBRD: nextstate (= LBRR;
LBRR: nextstate (= FEICH1; // should never happen enclasse

LBRD: nextstate (= FEICH1; // should never happen enclasse

LBRD: nextstate (= FEICH1; // should never happen enclasse


LBRC: nextstate (= FEICH1; // should never happen enclasse

LBRC: nextstate (= FEICH1; // should never happen enclasse enclasse

CS/EE 3710
```

```
Output Logic
र always @(*)
         begin
                     // set all outputs to zero, then conditionally assert
                    // set all outputs to zero, then conditionally a // just the appropriate ones irwrite <= 4'b0000; pcwrite <= 0; pcwritecond <= 0; regwrite <= 0; regdst <= 0; memread <= 0; memwrite <= 0; alusrca <= 0; alusrcb <= 2'b00; aluop <= 2'b00; pcsource <= 2'b00; iord <= 0; memtoreg <= 0; case(state)
                                                                                                                                  Very common way
                                                                                                                                  to deal with default
                                                                                                                                  values in combinational
                                                                                                                                  Always blocks
                     case(state)
FETCH1:
                                      memread <= 1;
irwrite <= 4'b0001; // changed to reflect new memory and
alusrcb <= 2'b01; // get the IR bits in the right spots
pcwrite <= 1; // FETCH 2,3,4 also changed...
                          end
FETCH2:
                                begin
                                      memread <= 1;
irwrite <= 4'b0010;
alusrcb <= 2'b01;
pcwrite <= 1;</pre>
                          end
FETCH3:
                               memread <= 1;
irwrite <= 4'b0100;
alusrcb <= 2'b01;
powrite <= 1;
end
                                                                                                      Continued for the other states...
```

```
Output Logic
               SBWR:
                  begin
                     memwrite <= 1;
iord <= 1;
               end
RTYPEEX:
                                                     Two places to update the PC
                  begin
                     alusrca <= 1;
aluop <= 2′b10;
                                                     pcwrite on jump
                  aluop
end
                                                     pcwritecond on BEQ
               RTYPEWR:
                  begin
                     regdst <= 1;
regwrite <= 1;
               BEQEX:
                  begin
                     alusrca (= 1;
aluop (= 2'b01;
pcwritecond (= 1;
pcsource (= 2'b01;
               end
JEX:
                                                      Why AND these two?
                     pcwrite <= 1;
                      posource <= 2 b10;
     endcase
end
                  end
  assign poen = powrite | (powritecond & zero); // program counter enable
endmodule
```




```
ALU
module alu #(parameter WIDTH = 8)
               (input
                             [WIDTH-1:0] a, b,
                input
                             [2:0]
                                            alucont,
                output reg [WIDTH-1:0] result);
              [WIDTH-1:0] b2, sum, slt;
   wire

    Invert b if subtract...

   assign b2 = alucont[2] ? "b;b; *
   assign sum = a + b2 + alucont[2]; 
// slt should be 1 if most significant bit of sum is 1
   assign slt = sum[WIDTH-1];
   always@(*)
                                                          add is a + b
       case(alucont[1:0])
          2'b00: result <= a % b;
                                                          sub is a + \sim b + 1
          2'b01; result <= a | b;
2'b01; result <= a | b;
2'b10; result <= sum;
2'b11; result <= slt;
       endcase
                                             subtract on slt
endmodule
                                             then check if answer is negative
    CS/EE 3710
```

```
Register File
module regfile #(parameter WIDTH = 8, REGBITS = 3)
                (input
                 input
                                       regwrite,
                        [REGBITS-1:0] ra1, ra2, wa,
                 input
                        [WIDTH-1:0]
                 input
                                       wd,
                 output [WIDTH-1:0]
                                       rd1, rd2);
       [WIDTH-1:0] RAM [(1<<REGBITS)-1:0];</pre>
   // three ported register file
   // read two ports combinationally
   // write third port on rising edge of clock
   // register O hardwired to O
  always @(posedge clk)
     if (regwrite) RAM[wa] <= wd:
                                         What is this synthesized
  assign rd1 = ra1 ? RAM[ra1] : 0;
                                         into?
  assign rd2 = ra2 ? RAM[ra2] : 0;
endmodule
     CS/EE 3710
```

```
Datapath
module datapath #(parameter WIDTH = 8, REGBITS = 3)
                                                                                                        Fairly complex...
                         (input
                         (input clk, reset,
input [WIDTH-1:0] memdata,
                                                      alusrca, memtoreg, iord,
pcen, regwrite, regdst,
                         input
input
                          input [1:0]
input [3:0]
                                                      posource, alusrob,
                                                                                                        Not really, but it does
                         input [3:0]
input [2:0]
                                                      alucont.
                                                                                                        have lots of registers
                         output zero,
output [31:0] instr,
output [WIDTH-1:0] adr, writedata);
                                                                                                        instantiated directly
   // the size of the parameters must be changed to match the WIDTH parameter localparam CONST_ZERO = 8°b0; localparam CONST_ONE = 8°b1;
   wire [REGBITS-1:0] ra1, ra2, wa;
   wire [WIDTH-1:0] pc, nextpc, md, rd1, rd2, wd, a, src1, src2, aluresult, aluout, constx4;
   // shift left constant field by 2
assign constx4 = {instr[WIDTH-3:0],2'b003;
                                                                                          It also instantiates muxes...
   // register file address fields
   assign ra1 = instr[REGBITS+20:21];
assign ra2 = instr[REGBITS+15:16];
                   #(REGBITS) regmux(instr[REGBITS+15:16], instr[REGBITS+10:11], regdst, wa);
   // independent of bit width, load instruction into four
   // Independent of bit winth, load instruction into four
// 8-bit registers over four cycles
flopen #(8) irO(clk, irwrite[0], memdata[7:0], instr[7:0]);
flopen #(8) ir1(clk, irwrite[1], memdata[7:0], instr[15:8]);
flopen #(8) ir2(clk, irwrite[2], memdata[7:0], instr[23:16]);
flopen #(8) ir3(clk, irwrite[3], memdata[7:0], instr[31:24]);
                                                                                                                Instruction Register
```




```
Flops and MUXes
module flop #(parameter WIDTH = 8)
                                                                            module mux2 #(parameter WIDTH = 8)
(input [WIDTH-1:0] d0, d1,
input s,
                    (input
                     input CIK
input [WIDTH-1:0] d,
output reg [WIDTH-1:0] q);
                                                                                             output [WIDTH-1:0] y);
                                                                            assign y = s ? d1 : d0;
endmodule
    always @(posedge clk)
q <
endmodule
            <= d;
                                                                           module mux4 *(parameter WIDTH = 8)
(input [MIDTH-1:0] d0, d1, d2, d3,
input [1:0]
output reg [WIDTH-1:0] y);
module flopen #(parameter WIDTH = 8)
                        (input
                                                              clk, en,
                         (input clk,
input [WIDTH-1:0] d,
output reg [WIDTH-1:0] q);
                                                                               always @(*)
                                                                                   ways @(*)
case(s)
2'b00; y <= d0;
2'b01; y <= d1;
2'b10; y <= d2;
2'b11; y <= d3;
    always @(posedge clk)
if (en) q <= d;
                                                                                    endcase
                                                                           endmodule
module flopenr #(parameter WIDTH = 8)
                          (input
                                                               clk, reset, en,
                          (input clk,
input [WIDTH-1:0] d,
output reg [WIDTH-1:0] q);
    always @(posedge clk)
   if (reset) q <= 0;
   else if (en) q <= d;
endmodule
             CS/EE 3710
```


Back to the Memory Question


- What are the implications of using RAM that is clocked on both write and read?
 - Book version was async read
 - So, let's look at the sequence of events that happen to read the instruction
 - Four steps read four bytes and put them in four slots in the 32-bit instruction register (IR)


CS/EE 3710

41












Memory Mapped I/O

- Break memory space into pieces (ranges)
 - For some of those pieces: regular memory
 - For some of those pieces: I/O
 - That is, reading from an address in that range results in getting data from an I/O device
 - Writing to an address in that range results in data going to an I/O device

CS/EE 3710







Mini-MIPS in a Nutshell

- Understand and simulate mips/exmem
 - Add ADDI instruction
 - Fibonacci program correct if 8'0d is written to memory location 255
- Augment the system
 - Add memory mapped I/O to switches/LEDs
 - Or add simple mux switch for data return
 - Write new Fibonacci program
 - Simulate in ModelSim
 - Demonstrate on your board

CS/EE 3710

```
My Initial Testbench...
 timescale 1ns / 1ps
module mips_mem_mips_mem_sch_tb();
// Inputs
  reg clk;
reg reset;
// Output
  wire memread;
// Instantiate the UUT mips_mem UUT ( .clk(clk),
      .memread(memread),
     .reset(reset)
);
// Initialize Inputs
                       27
28
29
30
31
32
33
34
35
36
37
38
39
40
     initial begin
reset <= 1;
#22 reset <= 0;
                                  always
begin
    clk <= 1; # 5; clk <= 0; # 5;
end
                                  CS/EE 3710
```

