DDU5CTRL

DDUCNTRL

(file 0dductrl)

3-25-2012 17:59

CMS CSC DDU5. Central Control FPGA

CF054A02

Version 54

v45: tune TrigTrailProb, CfebCntErr logic, add CSC RepeatErr logic to LsumErr reg & take it to JTAG F35
r2: remove DMBwarn from FMMwarn logic. r3: add vote3 for DDUCRC r4: remove CRC voting, delay S-Link clock by 3.20
v46: tests ck156, SLink clk from DCM --> SLink. r2: shift OWCLK by +3.2ns v47: move ROD pipe reg. into
stage2 before DDUCRC v48: GbE skips Empty Events for Global runs
v49: add SYSTEM_RDY diagnostics on LA0 mode 11; r2: add ChBond code for DCG

r7: ChBond fix; v50: hold back Resync until Empty for TFDDU v51: new ChBond method; r2: ChBnd runs free sync RST

r3: add special Idle sequence for DCC; r4: change special Idle

v52: prevent backpressure response during DoFW phase, may allow 7 words to DCG r2: replace all EvtCntRst functions with RST; r3: edit RstStop logic, remove ~DoDat; fix DDU_IS_EMPTY startup logic r4: tune DDU_IS_EMPTY wait for EOE logic

Set All I/O to 3.3V

PART=XC2VP7-6-FF672 PROM=2*XC18V04-VQ44 (PARALLEL)

DDU5ctrl\DDU5ctrl\ddu5ctrl C051DD99 C151DD99

v53: change LinkRdy->DCCwait logic, store both for EOE status register v54: add DCC Preamble (default) plus ForceIdle logic states r2: fix WantRen logic, tune DoIdle & OSTAT field

1: Mode Bit 0

2: Mode Bit 1

LED0 on top, pins on away-side from LEDs

3: Mode Bit 2

RST 1=Asynchronus Reset for FPGA1 and ALL FIFO

4: Mode Bit 3

5: Mode Bit 4; High for GBE debug, Low otherwise

PromID: 05026093hGbE test, send counter on GBE link

FPGAid: 2124A093h Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off

PROGRAM takes < 55 ms (31ms this FPGA)

8: FPGA version on LEDs

ELECTRONICS LAB PHYSICS DEPARTMENT THE OHIO STATE UNIVERSITY 174 WEST 18TH AVE **COLUMBUS OHIO 43210**

DDU Format Since DDUctrl v15:

H1: 0x/5T/NN.NNNN/XXX/I.II/VK

H2: 0x/8000/0001/8000/HHHH

H3: 0x/LLLLL/0000/ZZZZ/GGMY

T-2: 0x/8000/FFFF/8000/8000 T-1: 0x/SSSS.SSSS/QQQQ/PPPP

TR: 0x/A/?/WW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.
DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes DDU WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes

Ignores TMB Data^^ GBE ByteCount = 8*DDU WordCount

DDU5CTRL -- Project History

v1-2: from ddu4ctrl_v28, FIFO Full JTAG Reg is 16-bits

Last w/DDU_FOV=4 --->> v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC_WAIT modes & add Klll opti v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VMI v15-16: fix DMBwarn, add VME_FakeL1enable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG_Trail_Err resets, FOV v17-18: tune DMB_Full, RST_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 by v19: Require SLinkWaitEn for CFEB L1err check; v20: set RCLK0 to FAST24, CkFB to SLOW6--->rev2: SLOW v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In Time Out go to BOE St v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD_1; rev2: CLK40's use F16-OFDD

> Good! v24: tune DMBlive timing (yellow FMM), bring signals to LEDm10/LA0/ v25: tune L1err & InFerr "DMBliveOK", fix TTMB_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critic v26: BXorbit=3563 now, add IDMB FULL flag on ERB. v27: tune CFEB L1er, 8/16 sample flag, WarnMon & BX off v28: add Big debug reg. on F21, Timeout reg. on F28 use LnextFIFO, replace LLLREN w/LFOE for TimeoutRe

> Good! rev3: tune PDMBLIVE_EN & RST_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisa

make ERA-St/End-TO perm. v29: fix Mult.L1Err logic, add InSingWarn/InML1Err, tune DDUsyncErr, L1A-fake kills TTC-L v30: tune Critical Error, InRdWarn, SpyOvfl & LextStop logic

v31: tune CFEB-DAV check (OR DAVs from DMB Hdr1 & Hdr2), add SP/TF compatibility & diagnostic log v32: change CfebCalDisable default to True, remove DDU DLL Err from FMMerr (InRdErr4), modified ERB13 for perm DDU DLL add DDU CSC-Board occupancy monitor-F34? r2: add zeroing logic at RST for Occ.Mon. -r3: fix LRST log v33: change SourceID=760=2F8h for TF-DDU v34: Inverted CCB CMD bus & L1A **for TF-DDU ONLY!

v35: Autodetects TF-DDU, now compatible w/wo TF; add SyncHold & CloseL1A logic; r2, removed redunda RdyIn2 requirement for SEN bits. r3-4, OSyncRst on ~Clk40, tune OFIFO Mon, req. VMEctrv17+ & InCtrlv22r

v36: non-TF DDUs have SrcID==BrdID, NoLiveFibers now readout on L1A. r2: change TF SIG to FDRE, Reset CheckCRC with NewTFD v37: diagnostic changes....Tune DMBL1err(notALCTerr), BadCtrl(notMissTrg), LIE(addMissTrg

DMB/TMB/ALCTerr account for MissTrgTrail, DMB-to on Era15, XtraTrgTrails on Erc5+13,DDUfmm 3-bits held Reset until SystemI v37r2-3: tune CfebL1aErr/SyncErr &DMBcritErr logic, MultL1err logic, InSingWarn=Era10,ValidDMBfull=Erb0,DMBtimeout=Er v38: DMBcritErr=Erc7, improve Htmb/alct timing, C-codeErr goes to InMxmitReg, InTimeout goes to EndTimeBusyR r2: make DAQovfl for FF case only, include C-CodeErr w/MultXmitErr, CFEBcrc flags Reset on BOE, C-code-L1er=FIFOb

LDMB CRCok held at least 4 cycles r3: add DMB-TO/FIFOfull to TMB/ALCTerr Regs, adjust their time to L2DMBrd; TrgWC only Comp 8 bits, A-T-Switch Req. NoSpwd

r4: fix LWCb8 Reset logic for long ALCT case (still not inc. in WC check though v39: 64bit err reset on BOE, TrgWC now uses all 9 bits, CloseL1A range now 1 usec, BIG L1Afifo w/better Warn/Busy Lo r2: add hysteresis for L1A AF/Busy state, tune DAQovfl logic, tune SysRdy/BUSY logic. r3: tune L1pipe/StuckData logic. -r4: tune CRC Cnt Err monitor logic; r5: tune SCAovfl Reset & CountSample timin v40: DMB & Trig.CRCs use MUX to load Zeroes (not Tbufs), change DDUfb rese -r2: add time constraint to DDUFB reg to eliminate DDUCRC logic lag. r3: tune BuffOvfl & EthLim log v41: SCA Ovfl separated from DMB Err & SomethingBad. r2: tune KillFiber glitc

TST Clock BUFGMUX drck1 5P *4P -TR 2clk 5S *1S 3S 7S *7S clk 0S2S- *2S clk625 *0S -BL ck125 5P clk40 0S*3P 4S- *4S 4Sclk156 1S drck2 3P *5S sclk 6S- *6S * denotes LOCed position

To Do:
- COMPARE BXN (DMB/TMB too)

- Watch for TRG buff overflows

---> Make DMB stop too

- CFEB-DMB sync check pg. 12C

* pg. 2G & 3I

Check Phase of CMD to CLK40

- options for Monitoring on pg. 3H, 12E?

- Determine correct values to store in Flash Mem

- Verify that CFEB-CRC is fixed for B-code case - No logic for BUS1, DCC SBDATA & TDxxx, 4 LSF, 4 LRL

--> BX offset, KillCh's, FIFO thresh, Board ID Test DCC/SlinkWait feedback function & thresh's

- Make Verilog module to get Fiber/DMB_RD in one CLK?

- CFEB-L1A check disabled, pg. 12D: not! Found a fix...

- Does CFEB-Check-Disable cause TF/SP mimic?

- Multiple TRG_L1err ought to request a Sync Reset?

* Same for consecutive events with a TRG_L1err?

v42: change to proposed format for ALCT; r2: FOV=6, on TFsig kill ALCT/TMBerr, correct SBXN f 3564-4096 difference in BX<40 case (from CloseL1A logic) r3: change to new ALCT/TMB data formation and the second r4: fix TRG bugs in stage2 r5: reduce RST logic delays, may have caused TrgTrail detect problem **added bit usage notes in FIFOCTRL, 27nov2007** v43: tune CMD Strobe timing; r2, adjust TMB/ALCT Fful b r3: fixed bug in TrgL1err reporting. v44: change TF-DDU definition (0xc0 in Flash-Page)

New Ideas: Store & check DMB source ID's from each fiber?

Feed SLINK status into FMM logic (for UF). Default Startup Order:

Set DMB CRC OK flag for DDU Empty Events? no...

In case of StuckData send PRST? How to distinguish SEU? Later event still gets LostHdr or Timeout, could self-correct. Add "PRSTed" VME register to track occurrence.

In case of L1Amismatch, let it run and see if it is better a few~10 evts later. Possible to self-correct as above...? Can only work if DMB really lost eyent data: (64-bit words) for "No Data" event: 0x006.

DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes

CSC L1Err<--Bring to VME-JTAG Reg?

DDU Format Since DDUctrl v15:

Release DLL (no wait) 4) DONE

5) En. Outputs

6) Release WE

H1: 0x/5T/NN.NNNN/XXX/I.II/VK


H2: 0x/8000/0001/8000/HHHH H3: 0X/LLLL/0000/ZZZZ/GGMY T-1: 0x/SSSS.SSSS/QQQ/PPPP


TR: 0x/A/?/WW.WWWW/RRRR/UUMK


DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070: 240560 Bytes ^^Ignores TMB Data^^ GBE_ByteCount = 8*DDU_WordCount


DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes


DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes









































































THE OHIO STATE UNIVERSITY
PHYSICS DEPARTMENT ELECTRONICS LAB
174 WEST 18TH AVE, COLUMBUS OH 43210


Inputs from DMB FIFOs to DDU Control DDU Input Controller Logic CMS CSC Electronics


 BY JRG
 PARENT PAGE
 3
 PROJECT
 D785C


 DATE
 9-12-2006_10:43
 FILE
 FIFO_RDY
 . 2
 PAGE
 4A











































































Outgoing packets must have 1010... preamble logic and End Packet logic.

Incoming packets must also exclude Preamble and CRC in RxDV logic.

---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.

That done yet. Consider a counter to skip 1st 12 bytes after it word. Skip 1 cite bytes too.





DOUT[15:0] D[15:0] D[15:0] CE CLK CLR RST	DO[15:0]
RDY FAST12B9 FOK 10 2 2 2 2 2 2 2 2 2	RXDV
FDC RXDV D Q CLK CLR RST	LRXDV


THE OHIO STATE UNIVERSITY
PHYSICS DEPARTMENT ELECTRONICS LAB
174 WEST 18TH AVE, COLUMBUS OH 43210

Gigabit Ethernet Tranceiver DDU Controller Logic CMS CSC Electronics
 YJRG
 PARENT PAGE
 2E
 PROJECT
 D785C

 ATE
 7-18-2005_16:14
 FILE
 OUT_GBE
 . 1
 PAGE
 16







Send 2 Idle bytes: K28.5(10111100)+D16.2(01010000) = 0x1BC + 0x050 (time-ordered) = 0xBC50 (in parallel)

	O[15:0]
g O0	
911 O1	
Sil O2	
93 O3	
O4	
Š. O5	
O6	
ŏ. O7	
O8	
O1 O2 O3 O4 O5 O6 O7 O8 O9 O10 O11 O3 O10 O11 O1	
O10	
Š 011	
O12 O13	
Š O13	
§ 014	
O15	
×	

THE OHIO STATE UNIVERSITY	_
PHYSICS DEPARTMENT ELECTRONICS LAB	5
174 WEST 18TH AVE, COLUMBUS OH 43210	

JRG 18	PROJECT	D785C	
1-26-2005_11:43	IDLE16BIT	. 1 PAGE 20	

