11-13-2008 14:58 this DDU: VME5CTRL (file 0ddu_vnpr)020A04 Version 20 add _BX Offset_ to Flash SRAM CMS CSC DDU5, VME FPGA v1: Begin vme5ctrl from vme4ctrl v5, new DDU5 pinou v3-8: All PROM JTAG lines now have 3-state drivers, fixed UCF FMM pins v9-10: Add VME Serial ADC control (Device 8...13 in r2), debug on LEDmode14; tune DLL v11-13: Modify FMM LEDs, add 3 IRQ pins, add VME Registers for GbE/SLINK WAIT, Fake L1A_Enable & DDU production testing v14: Add Restore-Idle after SoftReset, add Busy/Warn history on VMEparDev6/5, tune RealFMM logic; r2-4: Tune Busy/Warn history v15: Tune ToVME and AS timing, also VMEpar Info Reg; sets IRQ1 on Error; add debug LEDmode18 v16: Tune 12-bit SADC, add verilog-Cascade bit counter for CSC Sync/Err flags for IRQ; v17: Remove SyncRst where not needed v18: switch DDUfpga JTAG from SlwClk2 to SCLK, @INIT-->INIT for ROMs, tune BUSY/Sync priority r2: add one SCLK delay to VME_PEN & VME_SEN, r3-8: test Broadcas v19r0: ok no Roget v19r1-2: Roget tests v19r3: Fixed Broadcas Set all Banks to 3.3V I/O v20: add FMM Error-report Disable "F.E.D." option via VME, puts IRQ-Handler in charge of Reset requests Indep Clocks: clk80, sclk r2, FlashMem page7 is now for RUI-srcID, add page3 for new DDU BoardID Dependent Clocks: ck40=clk r2, FlashMem page7 is now for RUI-srcID, add page3 for new DDU BoardID Verilog Module Synth notes: r3, add delay for Parallel Bcast DTACK. r4: remove ErrorDisable from Warn/Busy, provide RealFMM status on VME r5: need to Reset to F.E.D. on page 13, NotDone Yellow Mode 1 Switch Block, LED0 in rear v18r9: ok, no Bcast. v19r1-2: Bcast tests. v19r3: Fixed Broadcas 1: Mode Bit 0 PROGRAM takes < 55 ms (28ms this FPGA) IRQ Response delay, zeuspc16/cmspc00 2: Mode Bit 1 to end of first DTACK: 80-120/20-50 usec PART=XC2V500-5-FG456 3: Mode Bit 2 to end of 2nd DTACK: 350-1150/250-450 usec 4: Mode Bit 3 PROM=XC18V04-VQ44 (PARALLEL) 5: Mode Bit 4 00 for Standard Debug, 01 for VME-Serial ddu5_vme\VME5Ctrl\vme5ctrl 6: Mode Bit 5 10 for Flash RAM, 11 for VME-Parallel VME Broadcast Addresses: 7: Disable Auto Serial Load PromID: 0503609389. Set all LA bits HIGH, ~FPGA version on LEDs 24=OSU-TCB "Test Control Board" 25=DMBRST 1=Soft Reset for FPGAs and ALL FIFOs 26=TMB 27=Both DMB and TMB 28=DDU Replace EmptyIN/FIFO EMPTY PUs⁴ 22=DCCELECTRONICS LAB To Do: Reset-to-DDU Ready time - Check GbE-thresh Autoload PHYSICS DEPARTMENT - Put GbE Prescale into Flash RAM Sync: < 500 ns- No logic for VMECLK, VMEA1...OK. THE OHIO STATE UNIVERSITY Soft: < 20us Hard: < 62ms 174 WEST 18TH AVE VMEctrl-PROGRAM < 27.6ms DDUctrl-PROGRAM < 30.4ms INctrl-PROGRAM < 54.8ms **COLUMBUS OHIO 43210** Default Startup Order: Release DLL (no wait) DDU WordCount (64-bit words) for "No Data" event: 0x006. DDU WordCount for one DMB (only one CFEB): 0x19A = 410 dec. DDU WC, 1 DMB with 2 CFEB: 0x32A = 810 dec. DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 0x32E = 814 dec. DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 0x64E = 1614 dec.

DDU WordCount = (6 + 25*Nts*nCFEB + 3*nDMB) <= 3005@ignoring Trigger boards)

16 TS assumed

Ethernet_ByteCount = 8*DDU_WordCount

DDU Format Since DDUctrl v15:

H2: 0x/8000/0001/8000/HHHHH

H1: 0x/5T/NN.NNNN/XXX/I.II/VK

H3: 0x/LLLL/0000/ZZZZ/GGMY

T-2: 0x/8000/FFFF/8000/8000


T-1: 0x/SSSS.SSSS/QQQQ/PPPP


TR: 0x/A/?/WW.WWWW/RRRR/UUMK


4) DONE


5) En. Outputs


6) Release WE



























































THE OHIO STATE UNIVERSITY
PHYSICS DEPARTMENT ELECTRONICS LAB
174 WEST 18TH AVE, COLUMBUS OH 43210

['] JRG	PARENT PAGE	2	PROJECT	D785B
ATE	2 26 2007	12.02	FILE	PAGE 4D
	3-26-2007	12:02	VME-JIAG . 4	4D

