In5Ctrl CMS CSC DDU5, Input Control FPGAs

INCNTRL

(file 0ddu in)

4-24-2009 10:46

DF025A06 Version 25

Process Rocket I/O Data from DMB, format output to DDU FIFOs

v20: fix DMBfull-to-JTAG monitor logi v21: add 2*32 bit Fiber Memory diagnostic (F30,31)

v22: replace F OK with LFOK for InUnits

this DDU:

RXER words are skipped, FILLER added as needed - Use code "C" with FILL flag set (b34 & b16) -- could use code "8" instead...

- Should we Reset RxErr Monitor? How?

r2, use FDP for LFOK; r3, use FOK to control GT PwrDn v23, RxErr sets SingleWarn, but LRxErr goes on Stat11, Lfilled on Stat30, LDLLerr on STATE

v24: Tune RdBusy logic, extend RHL to 1200ns; r2: add Search/Free Errordetection to FMM & L1m2 r3: add REN-while-StackMT error to FMM & L1m2b7; r4: new LA signals on 2

r5: try OEF_F/REN_F fix in RdCtrl.9, allows Fiber/NextMem bookeeping when FIFO Empty at EO r6: add mode 8-F options for LAs & LEDs; r7: add RstEOE to OEM_fctrl counter, bring BadFW to L0m v25: RdCtrl.9 disable LnxtFIFO until NextFiber+6, prevents Previous fiber moving Current Read pointer

r2: Now SCAovfl (DMBerr) does Not set SingleError at InFPGA. r3: modified XMITerr de r4: DMB FIFO Full no longer sets WARN. r5: fix Reset for InUnit filler/word-phase counter

r6: prevent LastFill for single 8-code case

PART=XC2VP20-6-FG676

AVOID=Y21, E23, C22, E21 (INIT, BUSY, WRITE, CS) NC XCV400 FG676=B13, AF13 NC XCV400E FG676=D13, Y13

All I/O is 3.3V

DDU5in\In5Ctrl\in5ctrl

Mode 1 Switch Block

1: Mode Bit 0

2: Mode Bit 1

3: Mode Bit 2

4: Mode Bit 3

7: Set Fake L1A (data passthrough)

8: Show STAT31-0 on LAs, ~FPGA version on LEDs

* af clb 5x31rpm has Core EDN file

PROGRAM takes < 55ms

PROM=2*XC18V04-VO44 (PARALLEL)

NEED TO Change FIFO Full, lost sync NOT Warning....don

VME Broadcast Addresses:

24=OSU-TCB "Test Control Board"

25=DMB

26=TMB

27=Both DMB and TMB

28 = DDU22 = DCC

> PromID: 05026093h FPGAid: 31266093h

ELECTRONICS LAB PHYSICS DEPARTMENT THE OHIO STATE UNIVERSITY 174 WEST 18TH AVE **COLUMBUS OHIO 43210**

COMPARE L1NUM & BXN (DMB/TMB too) add BX offset constants to SRAM?

- use DDU-DMB fiber to STOP DMB on FULL, check

- Watch for TRG buff overflows

- No logic for TXEN, TXDIN, PAE0/1, Mode5/4...OK.

- Add InUnit Check for DMB Timeouts & set FMM Error?

Special Startup Order:

6) DONE

2) Release WE 3) Release DLL

5) En. Outputs

DDU Format Since DDUctrl v15:

H1: 0x/5T/NN.NNNN/XXX/I.II/VK

H2: 0x/8000/0001/8000/HHHH

H3: 0x/LLLL/0000/ZZZZ/GGMY

T-2: 0x/8000/FFFF/8000/8000 T-1: 0x/SSSS.SSSS/QQQ/PPPP


TR: 0x/A/?/WW.WWWW/RRRR/UUMK


DDU WordCount (64-bit words) for "No Data" event: 0x006. DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes


DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes


DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes


Later use FRDY logic to determine when InUnit is killed; allow real-time Kills (until Reset) in case of Errors/Glitches? For now just use LFOK. FWOMEM[4:0] FOBUSY _ Mask DMBs with critical error until they're Reset? Single error, insignificant unless repeated IN UNIT --->Not useful, comes 3 words too late to stop data F_OK0 B SPWD_ERROR F0WARN FIBER_ON Tied to GND. Add Page 3 WARN E DLL_ERROR F0-SYNC RHS BUF PAFO --->Real PAF @N-7! RXP0 DMB status checks SINGLE_WARNING _ SYNC IN_FPGAID VICINOSIS FPGA_ID E RX_ERROR IPAD1PU F0-ERROR IPAD RXN0 ERROR PAE0IN IBU TXP0 HALF0WARN LFOK0 OPAD E SET_NO_FIBER <---Remove?</p> IPAD1PD IFD16 33 TXN0 NONE_FREE0 IBUF HFA0IN NEAR_FULLOWARN IPAD16 FAF4 Page 16 F0DAT[17:0] TXDIN[15:0] D[15:0] IPAD1PU TXDAT[15:0] IBUF_INV"3/4 Full" ENDEVT RD_CTRL DOI17 This event is garbage! Set error bit in SLINK... RXDV0 ENDEVT LTR_FLAG **FDCE** OONE DATA LTR FLAG RXERR0 SCA_OVFL---> DMBERR Currently DMBERR Reset at BOE DONE_DATA RX ERRO LREN[3:0] NDTIMEOUT FF_F10 ODATA FIFO_FULL0 FIFO_FULL FF F0 DODATA OE_HDR WEN_F0 B L1A_ERROR FIFO_AF0 OE HDR FIFO AF LFOK[3:0] ST LREN NEXT_F0 SINGLEERROR RST_LREN NEXT EN NEW0MEM[4:0] LNOT_NO_DATA LID_ERR[3 F OK[3:0] NOT NO DA WRNEXT_F0 B FILLER1 NEWENB0 LLGOODLW FF10CLR ML1ERR[3:0] 4AND2 NEXT FIBER LNEXT_FIBER LDMB_ERR[3:0 REN_F0 FI3:0|SYNC eset Required!!! Tell FMM.. MEMREQ0 MOREDATA ALMOREDATA BREF F[3:0]-SYNC REF80 FIFO EMPTY RELEASEO CLK LFIFO EMPTY RELEAS CRITICAL_DATA_ERROR MULTOL1A ERR OLDOMEMI4:0 EOE MULT LIA ERR NRDY FI RST MULTI_XMIT_ERR OLDMEM[4:0 RST ENDEVT RDCTRL0RDY GOLDDAT DIAG[15:0] OFW+1 STARTIME ERRI3 STUCK_DAT DOFW+1 BUF5 STATA[4:0] MEM0AVAIL[4:0] MODEIN(7:0) S MODEI7:01 IPAD8 ENDWAIT ERR[3:0 IFD4 BUSY TART INV4 TX_EN[3:0] IPAD4PU CRITICALERROR. START TXEN[3:0] NONE_FREE0 FIBER_ERR USH NEW L1A O_LIVE_FIBER0 BUF 4ODE6 L1A_FAKE STUCK_ERR[3:0 MEM_ERROR LIA FAKE Page 7 RDCTRL0RDY XMIT ERRORS[3:0 IPAD1PD CLK MULT0L1A_ERR IBUF MEM CTRL EVCNTRST NEW0MEM[4:0] IN_EV_RST [MXMIT_ERR[3:0 MULT1L1A_ERR "l1arst' IPAD1PD NEWMEM MEMREO[3:0] IBUF MEM0ERROR FERR[3:0 NEWENB[3:0] MREQ_F[3:0] ML1ERR[3:0] BC0 Tell TTS to slow down... ML1ERR[3:0 IPAD1PD MUX4 5B R0OLDMEM[4:0] LFOK[3:0] FAF4 "bc0out" O_LIVE_FIBER0 OLD0MEM[4:0] LDMEM[4:0] NO_LIVE_FIBERS LFOE REN[3:0 L1A0AF 0BUS[4:0] LREN_TOGGLE OLD1MEM[4:0] OLDCTRL0 LREN TOGGLE LFOE REN[3] HOLD LOW OLDCTRL1 FAF0 LSPWD_ERROR OLD2MEM[4:0] NEARFULL FPGA ID LCRITICAL_DATA_ERRCRITICAL_DATA0ERROR RELEASE[3:0] FAF5 LXMIT_MULTI_ERR MULTI_XMIT0ERR ELEASE_F[3:0] L1A1AF IPAD4PU KILL[3:0] IBUF4 FIBER_ERR FIBER0ERR I3BUS[4:0] GET F[3:0] KILL F[3:0] OLDCTRL0 FAF1 KILL_F[3:0] TIMEOUT_ERR TIMEOUT0 FREE_F[3:0] FREE_ERROR OLDCTRL1 IPAD4PD IFOK[3:0] IBUF4 SINGLE_WARNING L1A0ERROR TRI.1 FREE FI3 SEARCH0ERR F OK[3:0] SEARCH ERROR OLD0ENB FOK[3:0] L1A0FF ▷ NONE_FREE0 SINGLE ERROR LIA FF FR0MEM[4:0] L1A_AF L1A0AF BUF MEMOAVAIL[4:0] SOMETHING BAD **FDCE** FAF2 ** CRITICAL_ERROR FRMEM[4:0] NRDY8 MEMFREE[4:0 L1A0MT FOFDDR36C WRNEXT_F[3: L1A MT FF_F11 FF1 DO[35:0] WRNEXT_F[3:0] OPAD18 Corner0 FIFO 0 (FAD=0/0000) DOUT[17:0] RDAT[35:0] DOUT[35:0 Slow12: try Fast6 to FDP 1 IN[35:0] F0DAT[17:0] MEM_UNIT RDAT[35:0] RST OWE0 add ~.1ns delay M_EMPTY0 LOWEN Page 23 35-18 out first (falling edge) F1DAT[17:0] TFO EMPTY DMB0ERR EMPTY_M0 OWE0 FF10CLR EMPTY_M[31:0] OW0 LSCA OVFI 17-0 out next (rising edge) 2DAT[17:0] MT OU EMPTY M[31:0] START0TIMEOUT FAD[4: M0AD0 IOB=TRUE START TIMEOUT EVENT0HAD_DATA EVENT_HAD_DATA END_TIMEOUT ENDTIMEOUT0 M0AD1 CLK O BAD0FW WEN F[3:0] M0AD2 STUCK0DAT h **OWENO** Remove?---> HSTUCK_DATA VEXT_F[3:0] M0AD3 PAF0 NEXT[3:0] REN F[3:0] EXT_FIFO_PAF DLLerr, RxError0, M0AD4 FF0 FIFO FULL[3:0 OPAD IPAD1PD Spwd0Error EXT_FIFO_FULL-NL OE_M[31:0 TNM=OUTDAT OE_M[31:0] "INPUT3/7" IBUF FIFO_AF[3:0] C-CODE-STAT[15:0] SINGOWARN ASF_ADR[4:0] FIFO_AF[3 SINGLE_WARN DMBDAV[3:0] OE_M0 FDP_1 RST sets InFIFO PAF thresh to N-7: NEAR END C-CODE-STAT[7:0] RENO RD_EN REN0 OWE1 HDR1TR[29:22] OPAD CLK CLK SWITCH_NOW DATA_RDY DATA_RDY OW1 OBU₱^{ow} FSËL0 1 NOT_RDY NOT_RDY AT FULL OPAD FCK OBUF REG_EN0 IOB=TRUE -FCK OBLIFION PLD0 REG_EN RST CLK40 OEFOK OEFOK OPAD CLK O LFIFODONE LFIFODONE OBUPOW OSENO CLK OPAD OWEN1 FPGA_ID RST_TO_VME OBUF "INPUT2/6" <OBU₽° RDCTRL0RDY IN RDY OPAD FCK-NL EVCNTRST RST_COMPLETE RST0COMPLET RST EMPTY_M31 OPAD FPGA_ID FDONE FDONE FCKX0 CLKOUTX0 NON-JTAG-RESET OPAD THE OHIO STATE UNIVERSITY Input Control JRG D785D PHYSICS DEPARTMENT ELECTRONICS LAB DDU Input Controller Logic 4-23-2009 16:59 INCNTRL 174 WEST 18TH AVE, COLUMBUS OH 43210 CMS CSC Electronics















































Send 2 Idle bytes: K28.5(10111100)+D16.2(01010000) = 0x1BC + 0x050 (time-ordered) = 0xBC50 (in parallel)


	_	O[15:0]
g.i.L	O0	
GN. L	O1	
GZ	O2	
GZ. I	O3	
8 1	O4	
SGN.	O3 O4 O5	
8 L	O6	
Š.	O7	
GNI	O8 O9	
GN	O9	
8 1	O10	
Σ	O11	
o C	O12	
o C	O13	
Se l	O14	
GNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGNDG	O15	
>		

THE OHIO STATE UNIVERSITY	TITLE C	JRG	PARENT PAGE 3B, 4B	PROJECT	D785D)
PHYSICS DEPARTMENT ELECTRONICS LAB	Constant Bus Settings	DATE	1 27 2005 0.50	FILE	I	PAGE
174 WEST 18TH AVE, COLUMBUS OH 43210	CMS CSC Electronics		1-27-2005_9:50	IDLE16BIT	. 1	6












THE OHIO STATE UNIVERSITY
PHYSICS DEPARTMENT ELECTRONICS LAB
174 WEST 18TH AVE COLUMBUS OH 43210


Memory Unit (FPGA BRAM FIFO) w/FWFT DDU Input Controller Logic CMS CSC Electronics

JRG PARENT PAGE 2	PROJECT	D785D	
11-27-2007_16:28	MEM_UNIT	. 1 PAGE)












Ton VERTA Tand CHICK Mann TAND

5 4 3 2





XILINX JRG Page 14








3 more words to FIFO after FF is set; use LEXT_FIFO_PAF to stop REN/OWEN!











 $H1 \colon 0x/5T/NN.NNNN/XXX/I.II/VK$


 $H2:\ 0x/8000/0001/8000/HHHHH$

 $H3: 0x/\overset{\scriptscriptstyle LiveDMB(15)}{LLLL}/\overset{\scriptscriptstyle Ostat}{,} 00000/\overset{\scriptscriptstyle DMB-DAV(15)}{ZZZZ}/\overset{\scriptscriptstyle BOEstat}{GGMY}$


T-2: 0x/8000/FFFF/8000/8000


T--1: 0x/SSSS.SSSS/QQQQ/PPPP


 $TR \colon 0x/\overset{\text{EOE}}{A} ? / W \overset{\text{WordCount}}{W} WWWW/\overset{\text{CRCword}}{R} RR/\overset{\text{EOEstat}}{U} \overset{\text{K-Status}}{M} K$




THE OHIO STATE UNIVERSITY	Read Control	JRG PARENT PAGE 2, 2D	PROJECT D785D
PHYSICS DEPARTMENT ELECTRONICS LAB 174 WEST 18TH AVE, COLUMBUS OH 43210	DDU Input Controller Logic CMS CSC Electronics	DATE 11-27-2006_9:41	FILE RD_CTRL 7 PAGE 16F










THE OHIO STATE UNIVERSITY	Inputs from DMB FIFOs to DDU Control	JRG PARENT PAGE 16H	PROJECT D785D	
PHYSICS DEPARTMENT ELECTRONICS LAB	DDU Input Controller Logic	1-27-2005 9:59	FILE PAGE	
174 WEST 18TH AVE, COLUMBUS OH 43210	CMS CSC Electronics	1-27-2003_9.39	FIFO_RDY . 2 1/A	



THE OHIO STATE UNIVERSITY	Check for 2 Or More Bits Set Out of 4, PLUS common AND and OR by	itsJRG PARENT PAG	16B	PROJECT	D785D
PHYSICS DEPARTMENT ELECTRONICS LAB	DDU IIIput Colutollei Logic	1-27-20	05 10:00	2ORMOREP	1 PAGE 18
174 WEST 18TH AVE, COLUMBUS OH 43210	CMS CSC Electronics			ZUKMUKEP	. 1

