

# DDU5CTRL

(file 0dductrl)

6-19-2009\_14:34

CF048A01 Version 48

## CMS CSC DDU5, Central Control FPGA

v40: DMB & Trig.CRCs use MUX to load Zeroes (not Tbufs), change DDUfb reset  
-r2: add time constraint to DDUFb reg to eliminate DDUCRC logic lag. r3: tune BuffOvfl & EthLim logic  
v41: SCA\_Ovfl separated from DMB\_Err & SomethingBad. r2: tune KillFiber glitch  
v42: change to proposed format for ALCT; r2: FOV=6, on TFsig kill ALCT/TMBerr, correct SBXN for  
3564-4096 difference in BX<40 case (from CloseL1A logic) r3: change to new ALCT/TMB data format;  
r4: fix TRG bugs in stage2 r5: reduce RST logic delays, may have caused TrgTrail detect problems  
\*\*added bit usage notes in FIFCTRL, 27nov2007\*\* v43: tune CMD Strobe timing; r2, adjust TMB/ALCT Fful bits  
r3: fixed bug in TrgL1err reporting. v44: change TF-DDU definition (0xc0 in Flash-Page7)  
v45: tune TrigTrailProb, CfebCntErr logic, add CSC RepeatErr logic to LsumErr reg & take it to JTAG F35  
r2: remove DMBwarn from FMMwarn logic. r3: add vote3 for DDUCRC r4: remove CRC voting, delay S-Link clock by 3.2ns  
v46: tests ck156, SLink clk from DCM --> SLink. r2: shift OWCLK by +3.2ns  
v47: move ROD pipe reg. into stage2 before DDUCRC  
v48: GbE skips Empty Events for Global runs

Set All I/O to 3.3V

PART=XC2VP7-6-FF672

PROM=2\*XC18V04-VQ44 (PARALLEL)

DDU5ctrl\DDU5ctrl\ddu5ctrl  
C045DD99  
C145DD99

DDUCNTRL

- 1: Mode Bit 0 LED0 on top, pins on away-side from LEDs
- 2: Mode Bit 1 RST\_1=Asynchronous Reset for FPGA1 and ALL FPGAs
- 3: Mode Bit 2
- 4: Mode Bit 3
- 5: Mode Bit 4; High for GBE debug, Low otherwise
- 6: GbE test, send counter on GBE link
- 7: Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off
- 8: FPGA version on LEDs

PromID: 05026093h

FPGAid: 2124A093h

PROGRAM takes < 55 ms (31ms this FPGA)

ELECTRONICS LAB  
PHYSICS DEPARTMENT  
THE OHIO STATE UNIVERSITY  
174 WEST 18TH AVE  
COLUMBUS OHIO 43210

DDU Format Since DDUctrl v15:

H1: 0x57/NN.NNNN/XXX/I.II/VK  
H2: 0x/8000/0001/8000/HHHH  
H3: 0x/LLLL/0000/ZZZZ/GGMY

T-2: 0x/8000/FFFF/8000/8000  
T-1: 0x/SSSS.SSSS/QQQQ/PPPP  
TR: 0x/A/?/WWW/WWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.  
DDU WC, 1 DMB with 2 CFEB (8 samples each): 0D2h = 210 dec, 1680 Bytes  
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Ah = 410 dec, 3280 Bytes  
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes  
DDU\_WordCount = (6 + 25\*Nts\*nCFEB + 4\*nDMB) < 30070; 240560 Bytes  
^Ignores TMB Data^ GBE\_ByteCount = 8\*DDU\_WordCount 8 TS assumed

