DDU5CTRL

DDUCNTRL

6-19-2009 14:34 (file 0dductrl) 48A01 Version 48

CMS CSC DDU5, Central Control FPGA
v40: DMB & Trig.CRCs use MUX to load Zeroes (not Tbufs), change DDUfb reset
-r2: add time constraint to DDUFB reg to eliminate DDUCRC logic lag. r3: tune BuffOvfl & EthLim logic
v41: SCA_Ovfl separated from DMB_Err & SomethingBad. r2: tune KillFiber glitch

v42: change to proposed format for ALCT; r2: FOV=6, on TFsig kill ALCT/TMBerr, correct SBXN for 3564-4096 difference in BX<40 case (from CloseL1A logic) r3: change to new ALCT/TMB data format r4: fix TRG bugs in stage2 r5: reduce RST logic delays, may have caused TrgTrail detect problems **added bit usage notes in FIFOCTRL, 27nov2007** v43: tune CMD Strobe timing; r2, adjust TMB/ALCT Fful bits r3: fixed bug in TrgL1err reporting. v44: change TF-DDU definition (0xc0 in Flash-Page7)

v45: tune TrigTrailProb, CfebCntErr logic, add CSC RepeatErr logic to LsumErr reg & take it to JTAG F35 r2: remove DMBwarn from FMMwarn logic. r3: add vote3 for DDUCRC r4: remove CRC voting, delay S-Link clock by 3.2ns v46: tests ck156, SLink clk from DCM --> SLink. r2: shift OWCLK by +3.2ns

v47: move ROD pipe reg. into stage2 before DDUCRC v48: GbE skips Empty Events for Global runs

Set All I/O to 3.3V

PART=XC2VP7-6-FF672 PROM=2*XC18V04-VQ44 (PARALLEL)

DDU5ctrl\DDU5ctrl\ddu5ctrl C045DD99 C145DD99

LED0 on top, pins on away-side from LEDs 1: Mode Bit 0 RST_1=Asynchronus Reset for FPGA1 and ALL FIF

2: Mode Bit 1

3: Mode Bit 2

4: Mode Bit 3

5: Mode Bit 4; High for GBE debug, Low otherwise

PromID: 05026093hGbE test, send counter on GBE link

FPGAid: 2124A093h Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off

PROGRAM takes < 55 ms (31ms this FPGA)

8: FPGA version on LEDs

ELECTRONICS LAB PHYSICS DEPARTMENT THE OHIO STATE UNIVERSITY 174 WEST 18TH AVE **COLUMBUS OHIO 43210**

DDU Format Since DDUctrl v15:

H1: 0x/5T/NN.NNNN/XXX/I.II/VK

H2: 0x/8000/0001/8000/HHHH

H3: 0x/LLLL/0000/ZZZZ/GGMY

T-2: 0x/8000/FFFF/8000/8000 T-1: 0x/SSSS.SSSS/QQQQ/PPPP

TR: 0x/A/?/WW.WWWW/RRRR/UUMK

DDU WordCount (64-bit words) for "No Data" event: 0x006.
DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes DDU WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes

^^Ignores TMB Data^^ GBE ByteCount = 8*DDU WordCount

DDU5CTRL —— Project History v1-2: from ddu4ctrl_v28, FIFO Full JTAG Reg is 16-bits Last w/DDU_FOV=4 --->> v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC_WAIT modes & add Klll option v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VMEX. v15-16: fix DMBwarn, add VME_FakeL1enable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG_Trail_Err resets, FOV= v17-18: tune DMB_Full, RST_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 byte v19: Require SLinkWaitEn for CFEB_L1err check; v20: set RCLK0 to FAST24, CkFB to SLOW6--->rev2: SLOW8 v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In Time Out go to BOE Sta v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD_1; rev2: CLK40's use F16-OFDDF Good! rev3: tune PDMBLIVE_EN & RŠT_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisable Good! v24: tune DMBlive timing (yellow FMM), bring signals to LEDm10/LA0/1 v25: tune L1err & InFerr "DMBliveOK", fix TTMB_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critical To Do:
- compare BXN (DMB/TMB too)
- Watch for TRG buff overflows - Determine correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXorbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the bard in the correct values to store in Flash 1026: BXOrbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag, WarnMon & BX offset of the correct values to store in Flash 1026: BXOrbit=3563 now, add IDMB_FULL flag on ERB. v27: tune CFEB_L1er, 8/16 sample flag on ERB. v27: tune CFEB_L1er, 8 v28: add Big debug reg. on F21, Timeout reg. on F28 use LnextFIFO, replace LLLREN w/LFOE for TimeoutReg Test DCC/SlinkWait feedback function & thresh's - Verify that CFEB-CR is fixed for B-code case

No logic for BUS1, DCC SBDATA & TDxxx, 4 LSF, 4 LRL

- Make Verilog module to get Fiber/DMB_RD in one CLK?

- Multiple TRG_L1err ought to request a Sync Reset?

* Same for consecutive gwents with a TRG-L1GP alDisable default to True, remove DDU_DLL_Err from FMMerr (InRdErr4), modified ERB13 for perm DDU_DLL_err Check Phase of CMD to CLK40

* add DDLL CSC_Roard occupancy monitor F342, r2; add zeroing logic at PST for Occ Mon_r3; fix L PST logic * pg. 26 & 31

- CFEB-DMB sync check pg. 12C

- CFEB-L1A check disabled, pg. 12D: not! Found a fix... add DDU CSC-Board occupancy monitor-F34? r2: add zeroing logic at RST for Occ. Mon. -r3: fix LRST logic v33: change SourceID=760=2F8h for TF-DDU v34: Inverted CCB_CMD bus & L1A **for TF-DDU ONLY!** options for Monitoring on pg. 3H, 12E?
Does CFEB-Check-Disable cause TF/SP mimic? v35: Autodetects TF-DDU, now compatible w/wo TF; add SyncHold & CloseL1A logic; r2, removed redundan RdyIn2 requirement for SEN bits. r3-4, OSyncRst on ~Clk40, tune OFIFO Mon, req. VMEctrv17+ & InCtrlv22r3+ v36: non-TF DDUs have SrcID==BrdID, NoLiveFibers now readout on L1A. r2: change TF_SIG to FDRE, Reset CheckCRC with NewTFDMI Clock BUFGMUX **TST** v37: diagnostic changes....Tune DMBL1err(notĀLCTerr), BadCtrl(notMissTrg), LIE(addMissTrg) drck1 DMB/TMB/ALCTerr account for MissTrgTrail, DMB-to on Era15, XtraTrgTrails on Erc5+13,DDUfmm 3-bits held Reset until SystemRd clk clk625 ck125 LDMB CRCok held at least 4 cycles LDMB_CRCok held at least 4 cycles clk15 r3: add DyB-TO/FIFOfull to TMB/ALCTerr Regs, adjust their time to L2DMBrd; TrgWC only Comp 8 bits, A-T-Switch Req. NoSpwdEr r4: fix LWCb8 Reset logic for long ALCT case (still not inc. in WC check though) drck2 v39: 64bit_err reset on BOE, TrgWC now uses all 9 bits, CloseL1A range now 1usec, BIG L1Afifo w/better Warn/Busy Logic sclk 6S- *6S V39. 0461_CH Teset on BOL, Tig WC now uses all 9 bits, CloseLTA tange now Tusee, BTO LTATIO who tale wath Busy Logic *denotes LOCed position* 2: add hysteresis for L1A_AF/Busy state, tune DAQovfl logic, tune SysRdy/BUSY logic. r3: tune L1pipe/StuckData logic r4: tune CRC_Cnt_Err monitor logic; r5: tune SCAovfl Reset & CountSample timing New Ideas: Store & check DMB source ID's from each fiber? Feed SLINK status into FMM logic (for UF). Default Startup Order: Set DMB CRC OK flag for DDU Empty Events? no...

In case of StuckData send PRST? How to distinguish SEU? Later event still gets LostHdr or Timeout, could self-correct. Add "PRSTed" VME register to track occurrence. Release DLL (no wait) 4) DONE 5) En. Outputs **CSC** L1Err <--Bring to VME-JTAG Reg? In case of L1Amismatch, let it run and see if it is better a few~10 evts later. Possible to 6) Release WE self-correct as above...? Can only work if DMB really lost eysptydwiddCount (64-bit words) for "No Data" event: 0x006.

DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes
DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes
DDU WC, 2 DMB with 1 CFEB (nCFEB=2): 19Eh = 414 dec, 3312 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes
DDU WC, 2 DMB with 2 CFEB (nCFEB=4): 32Eh = 814 dec, 6512 Bytes DDU Format Since DDUctrl v15: H1: 0x/5T/NN.NNNN/XXX/I.II/VK T-1: 0x/SSS.SSSS/QQQQ/PPPP H2: 0x/8000/0001/8000/HHHH DDU_WordCount = (6 + 25*Nts*nCFEB + 4*nDMB) < 30070; 240560 Bytes
^^Ignores TMB Data^^ GBE_ByteCount = 8*DDU_WordCount H3: 0x/LLLL/0000/ZZZZ/GGMY TR: 0x/A/?/WW.WWWW/RRRR/UUMK DDU WC, 3 DMB with 1 CFEB (nCFEB=3): 26Ah = 618 dec, 4944 Bytes DDU WC, 4 DMB with 1 CFEB (nCFEB=4): 336h = 822 dec, 6576 Bytes DDU WC, 7 DMB with 1 CFEB (nCFEB=7): 59Ah = 1434 dec, 11472 Bytes DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes DDU WC, 11 DMB with 1 CFEB (nCFEB=11): 8CAh = 2250 dec, 18000 Bytes DDU WC, 12 DMB with 1 CFEB (nCFEB=12): 996h = 2454 dec, 19632 Bytes DDU WC, 15 DMB with 1 CFEB (nCFEB=15): BFAh = 3066 dec, 24528 Bytes

0P

2P

3S


0S


7P


5P 4S-


1S


6S-












































































THE OHIO STATE UNIVERSITY	Inputs from DMB FIFOs to DDU Control	JRG PARENT PAGE 3	PROJECT D785C
PHYSICS DEPARTMENT ELECTRONICS LAB	DDU Input Controller Logic	DATE	FILE PAGE
174 WEST 18TH AVE, COLUMBUS OH 43210	CMS CSC Electronics	9-12-2006_10:43	FIFO_RDY . 2 4A











































































Outgoing packets must have 1010... preamble logic and End Packet logic. Incoming packets must also exclude Preamble and CRC in RxDV logic. ---> Not done yet! Consider a counter to skip 1st ~12 bytes after K word. Skip 4 CRC bytes too.



CMS CSC Electronics

174 WEST 18TH AVE, COLUMBUS OH 43210


DOUT[15:0] D[15:0] Q[15:0] RXDV CE Q[15:0] CLK CLR RST	DO[15:0]
RDY FAST12B9 RDY FOK KIN[1:0] RXDISPER[1:0] RXNOSYNC[1:0] RXNIT[1:0] RXBUFSTATI 11 COMMA	RXDV
FDC RXDV D Q CLK C CLR RST	LRXDV ■


2E


D785C

OUT_GBE

16







Send 2 Idle bytes:


K28.5(10111100)+D16.2(01010000) = 0x1BC + 0x050 (time-ordered) = 0xBC50 (in parallel)


	 O[15:0]
<u>2</u> 00	
<u>S</u> 01	
<u>Q</u> O2	
8 04	
O5	
8 O6	
<u>Š</u> 07	
S. O8	
O8 O9	
O10	
§ 011	
5 O12	
Š 013	
Š. 014	
O0 O1 O2 O3 O4 O5 O5 O6 O7 O8 O9 O10 O11 O12 O13 O14 O15 O15	
>	


THE OHIO STATE UNIVERSITY	Gigabit "Idle" Code	JRG 18	D785
PHYSICS DEPARTMENT ELECTRONICS LAB	Constant Bus Settings	1-26-2005 11:43	FILE
174 WEST 18TH AVE, COLUMBUS OH 43210	CMS CSC Electronics	1-20-2003_11.43	IDLE16BIT . 1


D785C


PAGE 20






















THE OHIO STATE UNIVERSITY	State Machine Control	JRG PARENT PAGE 21A	PROJECT D785C
PHYSICS DEPARTMENT ELECTRONICS LAB	DDU Ethernet Logic	DATE	FILE PAGE
174 WEST 18TH AVE, COLUMBUS OH 43210	CMS CSC Electronics	1-26-2005_11:50	STATECTL 3 24B





















































A[15:0] VOTE[15:0] B[15:0] C[15:0] VOTE3 THE OHIO STATE UNIVERSITY Vote 2 out of 3 on a 16-bit bus JRG 12J D785C PHYSICS DEPARTMENT ELECTRONICS LAB DDU Controller 43 1-29-2009_14:47

CMS CSC Electronics

174 WEST 18TH AVE, COLUMBUS OH 43210

VOTE3_16