## DDU5CTRL

DDUCNTRL

(file 0dductri)

6-19-2009 14:34 Version 48

CMS CSC DDU5, Central Control FPGA
v40: DMB & Trig.CRCs use MUX to load Zeroes (not Tbufs), change DDUfb reset
-r2: add time constraint to DDUFB reg to eliminate DDUCRC logic lag. r3: tune BuffOvfl & EthLim logic
v41: SCA\_Ovfl separated from DMB\_Err & SomethingBad. r2: tune KillFiber glitch
v42: change to proposed format for ALCT; r2: FOV=6, on TFsig kill ALCT/TMBerr, correct SBXN for
3564-4096 difference in BX<40 case (from CloseL1A logic) r3: change to new ALCT/TMB data format;
r4: fix TRG bugs in stage2 r5: reduce RST logic delays, may have caused TrgTrail detect problems
\*\*added bit usage notes in FIFOCTRL, 27nov2007\*\* v43: tune CMD Strobe timing; r2, adjust TMB/ALCT Fful bits
r3: fixed bug in TrgL1err reporting. v44: change TF-DDU definition (0xc0 in Flash-Page7)

v45: tune TrigTrailProb, CfebCntErr logic, add CSC RepeatErr logic to LsumErr reg & take it to JTAG F35 r2: remove DMBwarn from FMMwarn logic. r3: add vote3 for DDUCRC r4: remove CRC voting, delay S-Link clock by 3.2ns v46: tests ck156, SLink clk from DCM --> SLink. r2: shift OWCLK by +3.2ns

v47: move ROD pipe reg. into stage2 before DDUCRC v48: GbE skips Empty Events for Global runs

Set All I/O to 3.3V

PART=XC2VP7-6-FF672 PROM=2\*XC18V04-VQ44 (PARALLEL)

 $\begin{array}{c} \mathtt{DDU5ctrl} \backslash \mathtt{DDU5ctrl} \backslash \mathtt{ddu5ctrl} \\ \mathtt{C045DD99} \end{array}$ C145DD99

1: Mode Bit 0 LED0 on top, pins on away-side from LEDs

RST 1=Asynchronus Reset for FPGA1 and ALL 2: Mode Bit 1

3: Mode Bit 2 4: Mode Bit 3

5: Mode Bit 4; High for GBE debug, Low otherwise

PromID: 0502609 hGbE test, send counter on GBE link

FPGAid: 2124A093 Set L1A Fake mode, Kill TTC L1A/BXR/ECR if SW8 is off

PROGRAM takes < 55 ms (31ms this FPGA)

8: FPGA version on LEDs

**ELECTRONICS LAB** PHYSICS DEPARTMENT THE OHIO STATE UNIVERSITY 174 WEST 18TH AVE **COLUMBUS OHIO 43210** 

DDU Format Since DDUctrl v15:

DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec,

DDU5CTRL —— Project History v1-2: from ddu4ctrl\_v28, FIFO Full JTAG Reg is 16-bits Last w/DDU\_FOV=4 --->> v10-12: Add RCLK1, Tune OutUnit GT resets, tune DCC\_WAIT modes & add KIll option v13-14: Fix LVT/LVA, kill DMB-CFEB-Sync, bring DMB Results to CRCerr; tune DMB checks, GbE Prescale & SLinkWtEn from VMEctrl v15-16: fix DMBwarn, add VME\_FakeL1enable; put DMBLIVE[14:0] in HDR3; put DMBwarn/err in TR-1, Tune TRG\_Trail\_Err resets, FOV=5 v17-18: tune DMB\_Full, RST\_InStat, EndTimeRST, PRST, add InRD-C-Code JTAG path (F20), GbE Packets now 7952 bytes v19: Require SLinkWaitEn for CFEB\_L1err check; v20: set RCLK0 to FAST24, CKFB to SLOW6--->rev2: SLOW8 v21: add C-code-err Begin/End to JTAG F20, set CLK40-0 to FAST16, DMBliveErr & In\_Time\_Out go to BOE\_Stat v22: add DMBLIVE reg's on F25/26, CLK40-1 is FAST16, L1A uses OFD\_1; rev2: CLK40's use F16-OFDDR Good! rev3: tune PDMBLIVE\_EN & RST\_STRT logic v23: add KillCFEBchecks & require FKILL15 to EnableCheckDisable, Good! v24: tune DMBlive timing (yellow FMM), bring signals to LEDm10/LA0/1 v25: tune L1err & InFerr "DMBliveOK", fix TTMB\_Err, tune RstBOE, check CFEB L1A only on 1st sample (not critical) - Determine correct values to stv26; BXorbit=3563 now, add IDMB FULL flag on ERB. v27: tune CFEB L1er, 8/16 sample flag, WarnMon & BX offset Particular of the control of the con v30: tune Critical Error, InRdWarn, SpyOvfl & LextStop logic - Make Verilog module to get Fiber/DMB\_RD in one CLK?

- Multiple TRG\_Lierr ought to request a Sync Reset 31: tune CFEB-DAV check (OR DAVs from DMB Hdr1 & Hdr2), add SP/TF compatibility & diagnostic logic \*Same 32 \*Check Phase of GMD to CLK40 add DDU CSC-Board occupancy monitor-F34? r2: add zeroing logic at RST for Occ.Mon. -r3: fix LRST logic - CFEB-DMB sync check pg. 12C - CFEB-LIA check disabled, pg. 12D: not! Found a fiv33: change SourceID=760=2F8h for TF-DDU v34: Inverted CCB\_CMD bus & L1A \*\*for TF-DDU ONLY!\*\* - options for Monitoring on pg. 3H, 12B?
- options for Monitoring on pg. 3H, 1 v36: non-TF DDUs have SrcID==BrdID, NoLiveFibers now readout on L1A. r2: change TF\_SIG to FDRE, Reset CheckCRC with NewTFDMB v37: diagnostic changes....Tune DMBLTerr(notALCTerr), BadCtrl(notMissTrg), LIE(addMissTrg), DMB/TMB/ALCTerr account for MissTrgTrail, DMB-to on Era15, XtraTrgTrails on Erc5+13,DDUfmm 3-bits held Reset until SystemRdv v37r2-3 tune CfebL1aErr/SyncErr &DMBcritErr logic, MultL1err logic, InSingWarn=Era10,ValidDMBfull=Erb0,DMBtimeout=Era15 v38: DMBcritErr=Erc7, improve Htmb/alct timing, C-codeErr goes to InMxmitReg, InTimeout goes to EndTimeBusyReg r2: make DAQovfl for FF case only, include C-CodeErr w/MultXmitErr, CFEBcrc flags Reset on BOE, C-code-L1er=FIFOb15, 08 7P LDMB CRCok held at least 4 cycles r3: add DMB-TO/FIFOfull to TMB/ALCTerr Regs, adjust their time to L2DMBrd; TrgWC only Comp 8 bits, A-T-Switch Req. NoSpwdErr **4S**r4: fix LWCb8 Reset logic for long ALCT case (still not inc. in WC check though) **1S** drck2 v39: 64bit\_err reset on BOE, TrgWC now uses all 9 bits, CloseL1A range now 1usec, BIG L1Afifo w/better Warn/Busy Logić 6Sr denotes it 2: add hysteresis for L1A\_AF/Busy state, tune DAQovfl logic, tune SysRdy/BUSY logic. r3: tune L1pipe/StuckData logic New Ideas: Store & check DMB source ID's from each fiber? Feed SLINK status into FMM logic (for UF). **Default Startup Order:** Set DMB CRC OK flag for DDU Empty Events? no... Release DLL (no wait) 4) DONE In case of StuckData send PRST? How to distinguish SEU? Later event still gets LostHdr or Timeout, could self-correct. Add "PRSTed" VME register to track occurrence. 5) En. Outputs In case of L1Amismatch, let it run and see if it is better a few~10 evts later. Possible test L1Err <--Bring to VME-JTAG Reg? 6) Release WE self-correct as above...? Can only work if DMB really, lost, event, data4-bit words) for "No Data" event; 0x006. DDU WordCount for one DMB (only one CFEB): 0D2h = 210 dec, 1680 Bytes DDU WC, 1 DMB with 2 CFEB (8 samples each): 19Ah = 410 dec, 3280 Bytes DDU WC, 2 DMB with 1 CFEB (hCFEB=2): 19Eh = 414 dec, 3312 Bytes DDU Format Since DDUctrl v15:

DDU WC, 8 DMB with 1 CFEB (nCFEB=8): 666h = 1638 dec, 13104 Bytes