U01: Basic Computing Elements of a Hypothetical Machine Architecture CSci 430: Operating Systems

Derek Harter

Department of Computer Science East Texas A&M University

Summer 2025



Basic Elements of a Computing System




Figure 1: Basic components of a stored-program computer (Von Neumann architecture). (Stallings, 2018, pg.31)

Four elements of a computing system:

- Processor: Controls the operation of the computer and performs data processing.
 CPU central processing unit.
- Main Memory: Stores data and code. Typically volatile memory. real memory or primary memory.
- I/O Modules: Move data between the computer and its external environment. Communication devices like NICs, or secondary storage like hard disks.
- System Bus: Provides communication path between processors, main memory and I/O modules.

Instruction Execution (The Fetch/Execute Cycle)

Instruction processing consists of two steps:

- **1 Fetch next instruction**: The processor reads (**fetches**) one instruction from memory.
- Execute instruction: The processor decodes the instruction and its arguments and executes the indicated operation.




Figure 2: Basic fetch/execute instruction cycle for a hypothetical computer architecture. (Stallings, 2018, pg.33)



Characteristics of a Hypothetical Machine Architecture





Figure 3: Example of a simple hypothetical machine architecture. (Stallings, 2018, pg.34)

- Instructions and data are both 16-bits (16-bit architecture).
- Instruction format (a) has 4 bit opcode, allows $2^4 = 16$ different opcodes.
- PC register holds next memory address to fetch into IR
- Opcode defines the operation to execute.
 - AC register holds one operand
 - Remaining 12 bits $2^{12} = 4096$ (4K) are 2nd operand memory address
- Machine only supports signed integer operations (b)
 - Uses simple sign/magnitude format, 1 sign bit and 15 bits for magnitude






Hex	Bin	Opcode
1	0001	LOAD
2	0010	STOR
3	0011	MUL
4	0100	SUB
5	0101	ADD
6	0110	JMP
7	0111	JMPZ
8	1000	JMPN



		Fetch stage			E	xecute stage	
	Memory	CPU registers			Memory	CPU registers	
01FF	47AC	0300	PC	01FF	47AC		PC
0200	71FF	0002	AC	0200	71FF		AC
0201	27AB		IR	0201	27AB		IR
				-			
07AB	0005			07AB	0005		
07AC	0002			07AC	0002		
Fetch 1				Execute	1		
	Memory	CPU registers			Memory	CPU registers	
01FF	47AC		PC	01FF	47AC		PC
0200	71FF		AC	0200	71FF		AC
0201	27AB		IR	0201	27AB		IR
07AB	0005			07AB	0005		
07AC	0002			07AC	0002		
Fetch 2				Execute	2		
	Memory	CPU registers		_	Memory	CPU registers	
01FF	47AC		PC	01FF	47AC		PC
0200	71FF		AC	0200	71FF		AC
0201	27AB		IR	0201	27AB		IR
07AB	0005			07AB	0005		
07AC Fetch 3	0002			07AC Execute	0002		
retch 3				Execute	,		
	Memory	CPU registers			Memory	CPU registers	
01FF	47AC		PC	01FF	47AC		PC
0200	71FF		AC	0200	71FF		AC
0201	27AB		IR	0201	27AB		IR
07AB	0005			07AB	0005		

Hex	Bin	Opcode
1	0001	LOAD
2	0010	STOR
3	0011	MUL
4	0100	SUB
5	0101	ADD
6	0110	JMP
7	0111	JMPZ
8	1000	JMPN





Hex	Bin	Opcode
1	0001	LOAD
2	0010	STOR
3	0011	MUL
4	0100	SUB
5	0101	ADD
6	0110	JMP
7	0111	JMPZ
8	1000	JMPN





Hex	Bin	Opcode
1	0001	LOAD
2	0010	STOR
3	0011	MUL
4	0100	SUB
5	0101	ADD
6	0110	JMP
7	0111	JMPZ
8	1000	JMPN



Bibliography

Stallings, W. (2018). Operating systems: Internals and design principles (ninth). Pearson Education.

