Lab 9 Report: ALU

Problem Summary:

Create and design an arithmetic logic unit that implements previous design files that should be able to store instructions, two numbers to memory, and be able to read those inputs from memory.

Specifications:

- Mode Operation Switch: SW[16]
 - o Read Enable: Off
 - o Write Enable: On
- Enable: KEY[0]
- Reset:
 - o Input: SW[17]
- INST:
 - o Input: SW[14-12]
 - $\bullet \quad Add = 000$
 - Subtract = 001
 - Equal = 100
 - Greater than = 101
 - Less than = 110
 - A equal 0 = 111
 - o Output:LEDG[2-0]
- A:
- o Input: SW[11-6]
- o Output: HEX7, HEX6
- B:
- o Input: SW[5-0]
- o Output: HEX5, HEX4
- Z:
- o Output: HEX1, HEX0
- Overflow:
 - o Output: LEDG[8]
- aNeg:
 - o Output: LEDR[16]
- bNeg:
 - o Output: LEDR[15]
- zNeg:
 - o Output: LEDR[7]
- Should store A, B and I in memory
- Should be able to read A, B and I
- Should have an asynchronous reset, asynchronous de-assert

Christopher Scrosati Advanced Digital

- Should output A, B, and result on the seven segment displays
- The enable key input will be synchronized on a falling edge.
- The clock speed of the system does not need to be divided.

Design Solution:

To design the system, I needed to follow the flow of data through the system. First, the design would take in inputs for the instruction, number A and Number B, then wait for the data to be written into memory through a synchronized keypress. Once data is written into memory it should be able to be read sequentially by switching to read mode and pressing a the enable key. Once read, the instructions will be displayed via 3 LEDs and the numbers A and B will be displayed on 2 seven segment displays each, with LEDs signifying if A or B are negative. This would also cause the data to go through a combinational case statement for the ALU control. This FSM takes in the instruction set, and based on the value, perform operations using A and B, sending the result to a variable, Z, and displaying on two more seven segment displays with an LED to signify if it is negative. This design is shown in the design below.




Figure 1: Block Diagram

I implemented modules that were previously designed for 2's complement addition, 2's complement subtraction, memory, synchronizers, resets, displaying numbers in decimal, and displaying numbers on the seven-segment display. All modules had been tested previously. The top level included the ALU control module and Dual Display modules. The ALU control module contains the memory, the memory control, subtraction, and addition as submodules.

Testing Approach:

Since every module besides the ALU control module had been tested previously, I only needed to ensure that the case statement was functioning properly, and that the appropriate values were being sent to the display drivers. To do this I implemented the ALU control and display modules in the top level. The test bench randomizes the instruction and values being sent to memory, then utilizes a case statement to verify the values being read from memory into the

ALU. The output is then self-verified in the testbench. TO make my testbench function I just needed to change the internal logic for a, b, and z to output logic.

Results:

```
# .main_pane.objects.interior.cs.body.tree
# New Task ( 0) -----
                                                              6 A in 111100 B in 011100, Inst in 111
  # Write Complete
                                                               161 A in 111100 B in 011100, Inst in 111
301 A out 111100 B out 011100, Inst out 111, Output: 000000
   #
# A is equal to 0
   # Write Complete

461 A in 101000 B in 100111, Inst in 100

601 A out 101000 B out 100111, Inst out 100, Output: 000000

4 A is equal to B

602: A(101000) == B(100111) = Z(000000), inst (100)
# 602: A(101000) == B(10011, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.0001, - 0.000
                                                               902: A(000100) < B(000000) = Z(000000), inst (110)
1061 A in 111000 B in 111011, Inst in 001
1201 A out 111000 B out 111011, Inst out 001, Output: 111101
# A and B subtraction
# 1202: A(111000) - B(111011) = Z(111101), inst (001)
                                                          1208 A in 100010 B in 111100, Inst in 001
                                                             1361 A in 100010 B in 111100, Inst in 001
1501 A out 100010 B out 111100, Inst out 001, Output: 100110
  # A and B subtraction
# 1502: A(100010) - B(111100) = Z(100110), inst (001)
# New Task ( 5) -------
 1961 A in 010111 B in 011110, Inst in 000
2101 A out 010111 B out 011110, Inst out 000, Output: 110101
  # A and B addition
# 2102: A(010111) + B(011110) = Z(110101), inst (000)
# Write Complete | # Write Compl
                                                            2561 A in 011100 B in 001111, Inst in 101
2701 A out xxxxxxx B out xxxxxxx, Inst out xxx, Output: 000000
  A is greater than B
                                                             an b
2702: Greater Than or read didn't work! A(xxxxxx) B(xxxxxx), inst (101)
  2861 A in 010111 B in 111111, Inst in 010
3001 A out xxxxxx B out xxxxxx, Inst out xxx, Output: 000000
    default case
.main_pane.wave.interior.cs.body.pw.wf
# 0 ns
# 10500 ns
```

Figure 2: Testbench Transcript

As shown in the figure above, the testbench outputs verification that the ALU instruction worked. Each task writes in values to memory, then reads them out.

After implementing my design on the board, I demonstrated for check off. The one issue my design has is that the comparisons only work with unsigned binary, not signed 2's complement.

Post-lab Analysis:

I set the clock speed to 50MHz, which is the base speed of the clock on the FPGA. The longest path, as shown in figure 3, is from the memory output q[0] bit to the display Z number 2 [5] bit.




Figure 3: Timing of overall design




Figure 4: Propagation Delay of Addition

The propagation delay through the addition module is 5.808ns as shown in Figure 4 under "Data Arrival Time".




Figure 5: Propagation Delay of Subtraction

The propagation delay through the subtraction module is 5.720ns Figure 5 under "Data Arrival Time".

The propagation delay through the logic unit itself is 22.717ns as shown in Figure 3 under "Data Arrival Time". 1/22.717ns=44MHz as the max clock rate.

Post-Lab:

My test procedure worked by writing randomized data into memory and then reading that data for use in the ALU. Once the output has been assigned, the testbench checks the output based on a case statement that includes separately calculated outputs with the A and B provided from the read with the output from the ALU. If this is correct it states the instruction worked, otherwise it states that it did not work. Instruction values that fall outside of the defined values in the ALU cause a print denoting it is in the default case.

Addition required 14 logic elements, and 0 registers; The maximum clock rate is 1/5.26ns=190MHz. Subtraction required 16 logic elements and 0 registers; The maximum clock rate is 1/5.72ns=174Mhz. The logic unit required 559 logic elements and 153 registers.

The logic unit was not possible to isolate, so these values are indicative of my top-level module. Subtraction seemed to have the largest space requirements, and this makes sense seeing as it calls the addition module after using combinational logic to invert the bits of B. Subtraction also has the longest setup time. The hold time for both addition and subtraction are the same since there is no flipflop in use.

To design the system, I assumed that there were no delay, latency, or space requirements to meet. I think the addition of a flipflop would greatly reduce the delay created by the immense combinational logic.

Based off the work I did for worksheet 23, I could improve the speed of my longest path in my ALU control by using a flipflop instead of combinational logic that operates on the clock.

Christopher Scrosati Advanced Digital

All flipflops in my design are necessary, meaning latency can only be increased, not reduced. Most logic in my design is combinational, resulting in a high delay, and a low latency. Adding a flipflop would have the added benefit of increasing my clock frequency.