### Communication Protocols in Embedded Systems

#### e-Yantra Team

Embedded Real-Time Systems (ERTS) Lab Indian Institute of Technology, Bombay

> IIT Bombay April 9, 2023





1/27








Figure: Parallel Communication








Figure: Parallel Communication




Figure: Serial Communication








Figure: Parallel Communication




Figure: Serial Communication



One bit is sent at a time.




# Simplex vs Duplex






### Simplex vs Duplex







### Simplex vs Duplex











D \_\_\_\_\_

Figure: Data sent on Data Pin








Figure: Data along with Clock








Figure: Data along with Clock




Figure: Communication between Two Devices









Parameters	Synchronous	Asynchronous
Clock signal	Required	Not required
Overhead bits	Not required	Required
Data transmission speed	Fast	Slow
Data Tx/Rx	Blocks or frames	Bytes or character









• UART (Universal Asynchronous Receiver Transmitter)





- UART (Universal Asynchronous Receiver Transmitter)
- I2C (Inter-Integrated Communication)





6/27

- UART (Universal Asynchronous Receiver Transmitter)
- I2C (Inter-Integrated Communication)
- SPI (Serial Peripheral Interface)










UART (Universal Asynchronous Receiver Transmitter)












I2C (Inter-Integrated Communication)








8/27





SPI (Serial Peripheral Interface)







9/27

### What is UART?





SPI Overview

#### What is UART?

 Universal Asynchronous Receiver Transmitter (UART) is a serial asynchronous communication protocol used to send/receive data between microcontroller and PC or other devices.






10/27

SPI Overview

#### What is UART?

- Universal Asynchronous Receiver Transmitter (UART) is a serial asynchronous communication protocol used to send/receive data between microcontroller and PC or other devices.
- UART requires two lines for communication
  - Transmit TX
  - Receive RX









# Working of UART





## Working of UART

• An external clock signal is not required.





SPI Overview

## Working of UART

- An external clock signal is not required.
- Extra rules or mechanisms are needed to ensure reliable, error-free sending and receiving of data, which are:





## Working of UART

- An external clock signal is not required.
- Extra rules or mechanisms are needed to ensure reliable, error-free sending and receiving of data, which are:
  - Data Packet
    - Synchronization Bits
    - Data Bits
    - Parity Bits
  - Baud Rate





SPI Overview

### Data Packet





#### Data Packet

 It is a packet of Synchronization and Parity bits appended to Data bits.



Figure: UART Data Packet





#### Data Packet

 It is a packet of Synchronization and Parity bits appended to Data bits.




Figure: UART Data Packet

#### Synchronization Bits

Overhead bits are added for each data packet:

- Start (1 bit) transition on idle data line from 1 to 0.
- Stop (1-2 bit/s) transition back to idle state, holding the line at 1.





SPI Overview

### Data Packet





#### Data Packet

#### O Data Bits

- Number of Data bits can vary from 5 to 9, the standard data size is 8-bits.
- Data can be sent as Big Endian (MSB first) or as Little Endian (LSB first) and both communicating devices need to agree on the same endianness.

If not stated, the default is Little-Endian.

SPI Overview





#### Data Packet

#### O Data Bits

- Number of Data bits can vary from 5 to 9, the standard data size is 8-bits.
- Data can be sent as Big Endian (MSB first) or as Little Endian (LSB first) and both communicating devices need to agree on the same endianness.
   If not stated, the default is Little-Endian.

#### Parity Bits

- Low-level and simple form of error checking.
- It can be odd or even.
- For example, consider Data byte = 0b10101011
   If Parity mode = Even, then Parity bit = 1.
   Similarly, if Parity mode = Odd, then Parity bit = 0.





### Baud Rate





 It indicates the rate at which data transfer will occur between two or more devices.





#### Baud Rate

- It indicates the rate at which data transfer will occur between two or more devices.
- The unit is bits-per-second (bps).





- It indicates the rate at which data transfer will occur between two or more devices.
- The unit is bits-per-second (bps).
- Baud rates can take any value; but devices must agree to operate on same rate, as communication is asynchronous.





14/27

- It indicates the rate at which data transfer will occur between two or more devices.
- The unit is bits-per-second (bps).
- Baud rates can take any value; but devices must agree to operate on same rate, as communication is asynchronous.
- Commonly used baud rates are 1200, 2400, 4800, 9600, 19200, 38400, 57600, and 115200.





- It indicates the rate at which data transfer will occur between two or more devices.
- The unit is bits-per-second (bps).
- Baud rates can take any value; but devices must agree to operate on same rate, as communication is asynchronous.
- Commonly used baud rates are 1200, 2400, 4800, 9600, 19200, 38400, 57600, and 115200.
- These baud rates are achieved in microcontroller by dividing the clock frequency.





# An Example





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

SPI Overview

 $\bigcirc$  9600  $\Rightarrow$  Baud Rate





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- $\mathbf{28} \Rightarrow \mathsf{Number} \mathsf{of} \mathsf{data} \mathsf{bits} \mathsf{in} \mathsf{a} \mathsf{frame}$





• Send the data "Hi" with UART configuration 9600-8N1. Determine the number of packets transferred per second.

SPI Overview

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- ② 8 ⇒ Number of data bits in a frame
- $\bullet$  N  $\Rightarrow$  No Parity bits





15/27

Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- ② 8  $\Rightarrow$  Number of data bits in a frame
- N ⇒ No Parity bits





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- 2 8 ⇒ Number of data bits in a frame
- N ⇒ No Parity bits
- $\textbf{3} \text{ "H"} \Rightarrow \mathsf{ASCII} \text{ value} = \textbf{0b01001000} \ \textbf{[?]}$





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- 2 8 ⇒ Number of data bits in a frame
- N ⇒ No Parity bits
- $\bigcirc$  1  $\Rightarrow$  1 Stop bit





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- 2 8 ⇒ Number of data bits in a frame
- N ⇒ No Parity bits
- $\bigcirc 1 \Rightarrow 1$  Stop bit





Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

SPI Overview

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- 2 8 ⇒ Number of data bits in a frame
- N ⇒ No Parity bits
- $\mathbf{0} \ \mathbf{1} \Rightarrow 1 \text{ Stop bit}$
- **6** "H"  $\Rightarrow$  ASCII value = **0b01001000** [?]
- **1** "i"  $\Rightarrow$  ASCII value = **0b01101001** [?]
- **One Service Endianness** ⇒ Little-endian, by default

10 bits per packet (1-Start, 8-Data and 1-Stop)





15/27

Send the data "Hi" with UART configuration 9600-8N1.
 Determine the number of packets transferred per second.

SPI Overview

- $\bigcirc$  9600  $\Rightarrow$  Baud Rate
- $\mathbf{2} \mathbf{8} \Rightarrow \mathsf{Number} \mathsf{of} \mathsf{data} \mathsf{bits} \mathsf{in} \mathsf{a} \mathsf{frame}$
- $\bigcirc$  **N**  $\Rightarrow$  No Parity bits
- $\mathbf{0} \ \mathbf{1} \Rightarrow 1 \text{ Stop bit}$
- **6** "H"  $\Rightarrow$  ASCII value = **0b01001000** [?]
- **6** "i"  $\Rightarrow$  ASCII value = **0b01101001** [?]

- **10 bits** per packet (1-Start, 8-Data and 1-Stop)
- With Baud Rate = 9600 bps, 960 packets are sent per sec






15/27

- Send the data "Hi" with UART configuration 9600-8N1.
   Determine the number of packets transferred per second.
  - $\bigcirc$  9600  $\Rightarrow$  Baud Rate
  - 2 8 ⇒ Number of data bits in a frame
  - $\bullet$  N  $\Rightarrow$  No Parity bits
  - $\mathbf{0} \ \mathbf{1} \Rightarrow 1 \ \mathsf{Stop} \ \mathsf{bit}$
  - **6** "H"  $\Rightarrow$  ASCII value = **0b01001000** [?]
  - **6** "i"  $\Rightarrow$  ASCII value = **0b01101001** [?]

- 3 10 bits per packet (1-Start, 8-Data and 1-Stop)
- With Baud Rate = 9600 bps, 960 packets are sent per sec







Communication Protocol Types Embedded Systems Communication UART Overview 12C Overview SPI Overview

Introduction to I2C Connections I2C Protocol









16/27

Inter-Integrated Circuit, I<sup>2</sup>C or I2C or TWI





### Inter-Integrated Circuit, I<sup>2</sup>C or I2C or TWI

• Serial and synchronous communication Protocol.





### Inter-Integrated Circuit, I<sup>2</sup>C or I2C or TWI

Serial and synchronous communication Protocol.

SPI Overview

Master-Slave, half duplex protocol.





### Inter-Integrated Circuit, I<sup>2</sup>C or I2C or TWI

Serial and synchronous communication Protocol.

- Master-Slave, half duplex protocol.
- Can be multi-master.





### Inter-Integrated Circuit, I<sup>2</sup>C or I2C or TWI

Serial and synchronous communication Protocol.

- Master-Slave, half duplex protocol.
- Can be multi-master.
- Ensures transmission by acknowledgment.









Master is responsible for initiating a communication.





Master is responsible for initiating a communication. Clock should be generated by Master only.





Master is responsible for initiating a communication.

SPI Overview

Clock should be generated by Master only.




Figure: Master Transmitter Slave Receiver





www.e-yantra.org

### Master-Slave configuration:

Master is responsible for initiating a communication. Clock should be generated by Master only.





Figure: Master Transmitter Slave Receiver









### Master-Slave configuration:

Master is responsible for initiating a communication. Clock should be generated by Master only.






Figure: Master Transmitter Slave Receiver





I2C is a Half-Duplex communication.



### Multi-master and multi-slave





18/27

### Multi-master and multi-slave

We can connect upto 128 devices on I2C bus.





### Multi-master and multi-slave

We can connect upto 128 devices on I2C bus.




Figure: I2C Communication





### Multi-master and multi-slave

We can connect upto 128 devices on I2C bus.




Figure: I2C Communication

Hence n can be maximum 128





SPI Overview

### Multi-master and multi-slave

We can connect upto 128 devices on I2C bus.




Figure: I2C Communication

Hence n can be maximum 128 At a time only one device will act as a master





SPI Overview

#### Multi-master and multi-slave

We can connect upto 128 devices on I2C bus.




Figure: I2C Communication

Hence n can be maximum 128 At a time only one device will act as a master Each device in I2C is addressed by its unique address




# Connection Diagram:





SPI Overview

# Connection Diagram:








SPI Overview

# Connection Diagram:



• Pins required for I2C:




- SDA: Serial Data Line To send and receive information.
- ② SCL: Serial Clock Line To synchronize the communication.
















SPI Overview

• Initiate data transfer with a start bit (S) - SDA being pulled low while SCL stays high.








SPI Overview

- Initiate data transfer with a start bit (S) SDA being pulled low while SCL stays high.
- 2 Send data SCL is pulled low, and SDA sets the first data bit level.







SPI Overview

- Initiate data transfer with a start bit (S) SDA being pulled low while SCL stays high.
- Send data SCL is pulled low, and SDA sets the first data bit level.
- Receive data SCL rises for the first bit (B1). For a bit to be valid, SDA must not change between a rising edge of SCL and the subsequent falling edge.








SPI Overview

- Initiate data transfer with a start bit (S) SDA being pulled low while SCL stays high.
- Send data SCL is pulled low, and SDA sets the first data bit level.
- Receive data SCL rises for the first bit (B1). For a bit to be valid, SDA must not change between a rising edge of SCL and the subsequent falling edge.
- Process repeats, SDA transitioning while SCL is low, and the data being read while SCL is high.








SPI Overview

- Initiate data transfer with a start bit (S) SDA being pulled low while SCL stays high.
- Send data SCL is pulled low, and SDA sets the first data bit level.
- Receive data SCL rises for the first bit (B1). For a bit to be valid, SDA must not change between a rising edge of SCL and the subsequent falling edge.
- Process repeats, SDA transitioning while SCL is low, and the data being read while SCL is high.
- Stop data transfer SDA is pulled low in preparation for the stop bit.







SPI Overview

- Initiate data transfer with a start bit (S) SDA being pulled low while SCL stays high.
- Send data SCL is pulled low, and SDA sets the first data bit level.
- Receive data SCL rises for the first bit (B1). For a bit to be valid, SDA must not change between a rising edge of SCL and the subsequent falling edge.
- Process repeats, SDA transitioning while SCL is low, and the data being read while SCL is high.
- 3 Stop data transfer SDA is pulled low in preparation for the stop bit.
- A stop bit (P) is signaled when SCL rises, followed by SDA rising.









$$\mathsf{Start} + \mathsf{Slave} \ \mathsf{Addressing} + \mathsf{Ack} + \mathsf{Data} \ \mathsf{transfer} + \mathsf{Ack} + \mathsf{Stop}$$

S	SLA	R/W	Α	DATA	Α	Р
---	-----	-----	---	------	---	---





Start + Slave Addressing + Ack + Data transfer + Ack + Stop

S	SLA	R/W	Α	DATA	Α	Р
---	-----	-----	---	------	---	---

- Start condition marks the start of the protocol.
- SCL line is pulled down by lowering the voltage.

```
SDA Idle State

SCL Start sequence SCL and SDA are low.
```






Start + Slave Addressing + Ack + Data transfer + Ack + Stop

S SLA R/V	А	DATA	Α	Р
-----------	---	------	---	---

Slaves are selected by sending 7 or 10 bit along data line.



• R/W bit decides the read or write operation.






Start + Slave Addressing + Ack + Data transfer + Ack + Stop

S	SLA	R/W	Α	DATA	Α	Р
---	-----	-----	---	------	---	---

Data is transferred (Read or Write) b/w master and selected.



The direction of data transfer is determined by R/W bit.






Start + Slave Addressing + Ack + Data transfer + Ack + Stop



• Stop condition marks the End of the protocol.



• SCL and SDA lines are released.











Figure: Master Transmitter





SPI Overview

#### **I2C Protocol**






Figure: Master Receiver







#### Figure: Master Receiver














#### Features of I2C:

- Bus Arbitration: When multiple devices initiates a communication
- Clock Stretching: When slave wants to take control of the clock









Serial Peripheral Interface





#### Serial Peripheral Interface

• Serial and synchronous communication Protocol.





### Serial Peripheral Interface

- Serial and synchronous communication Protocol.
- Master-Slave, full duplex protocol.





#### Serial Peripheral Interface


- Serial and synchronous communication Protocol.
- Master-Slave, full duplex protocol.
- Only Single master.


























## Thank You!

Post your queries on: helpdesk@e-yantra.org



