
Chapter - 4 FET BIASING


Contents

- Operating point
- Load line analysis
- Biasing
- Types of Biasing
- Fixed bias circuit
- Voltage divider bias circuit

When a line is drawn joining the saturation and cut of points, such a line can be called as Load line. This line, when drawn over the output characteristic curve, makes contact at a point called as Operating point.



a **load line** is a **line** drawn on the characteristic curve, a graph of the current vs. the voltage in a nonlinear device like a diode or transistor. It represents the constraint put on the voltage and current in the nonlinear device by the external circuit.



Introduction of Biasing

The analysis or design of a transistor amplifier requires knowledge of both the dc and ac response of the system. In fact, the amplifier increases the strength of a weak signal by transferring the energy from the applied DC source to the weak input ac signal The analysis or design of any electronic amplifier therefore has two components:

- The dc portion and
- The ac portion During the design stage, the choice of parameters for the required dc levels will affect the ac response.


Biasing: Application of dc voltages to establish a fixed level of current and voltage.

Purpose of DC biasing circuit:

- To turn the device "ON"
- To place it in operation in the region of its characteristic where the device operates most linearly.
- Proper biasing circuit which it operate in linear region and circuit have centered Q-point or midpoint biased
- Improper biasing cause Improper biasing cause
- □ Distortion in the output signal
- Produce limited or clipped at output signal


Types of DC Biasing Circuits

- Fixed-bias circuit
- Emitter-stabilized bias circuit
- Collector-emitter loop
- Voltage divider bias circuit
- DC bias with voltage feedback





- This is common emitter (CE) configuration
- 1st step: Locate capacitors and replace them with an open circuit
- 2nd step: Locate 2 main loops which;
 - BE loop
 - CE loop

1st step: Locate capacitors and replace them with an open circuit



2nd step: Locate 2 main loops.






- BE Loop Analysis
- $V_{CC} I_B R_B V_{BE} = 0$

Therefore,

$$I_B = (V_{CC} - V_{BE})/R_B$$



CE Loop Analysis

$$V_{CC} - I_{C}R_{C} - V_{CE} = 0$$


$$V_{CE} = V_{CC} - I_{C}R_{C}$$

$$But I_{C} = \beta I_{B}$$

$$V_{CE} = \beta_{DC}((V_{CC} - V_{BE})/R_{B})$$


DISADVANTAGE

- Unstable because it is too dependent on β and produce width change of Q-point
- For improved bias stability, add emitter resistor to dc bias.




- Provides good Q-point stability with a single polarity supply voltage
- 1step: Locate capacitors and replace them with an open circuit
- <u>2[™] step</u>: Simplified circuit using Thevenin Theorem
- <u>3nd step</u>: Locate 2 main loops which;
 - BE loop
 - CE loop

1½ step: Locate capacitors and replace them with an open circuit



■ 2^m step: : Simplified circuit using Thevenin Theorem




From Thevenin Theorem;


$$R_{TH} = R_1 // R_2 = \frac{R_1 \times R_2}{R_1 + R_2}$$

$$V_{TH} = \frac{R_2}{R_1 + R_2} V_{CC}$$

■ 3^d step: : Locate 2 main loops.



BE Loop Analysis



$$V_{TH} - I_B R_{TH} - V_{BE} - I_E R_E = 0$$


Recall;
$$I_E = (\beta + 1)I_B$$

Substitute for IE

$$V_{TH} - I_B R_{TH} - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$\therefore I_B = \frac{V_{TH} - V_{BE}}{R_{RTH} + (\beta + 1) R_E}$$

CE Loop Analysis



$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

Assume;

$$I_E \approx I_C$$

Therefore;

$$\therefore V_{CE} = V_{CC} - I_C (R_C + R_E)$$