





Creating a Node & Inserting it at the Front of the List

```
// create node; inserts at front when passed head
                                                                 struct node {
struct node *
                                                                    int vear;
creatNode(int year, char *name, struct node *link)
                                                                   char *name;
{
                                                                    struct node *next;
    struct node *ptr = malloc(sizeof(*ptr));
    if (ptr != NULL) {
        if ((ptr->name = strdup(name)) == NULL) {
            free(ptr);
                                                 // calling function body
           return NULL;
                                                 struct node *head = NULL; // insert at front
                                                 struct node *ptr;
        ptr->year = year;
                                                 if ((ptr = creatNode(2020, "Joe", head)) != NULL) {
        ptr->next = link;
                                                      head = ptr; // error handling not shown
    return ptr;
                   Never use head here!
                                                 if ((ptr = creatNode(1955, "Sam", head)) != NULL) {
                   you can lose your linked list
                                                      head = ptr; // error handling not shown
                    if creatNode() fails!
                                                 }
```








Creating a Node & Inserting it at the End of the List

```
head
// create a node and insert at the end of the list
                                                                    NULL
struct node *
insertEnd(int year, char *name, struct node *head)
{
                                                                    NULL
    struct node *ptr = head;
    struct node *prev = NULL; // base case
                                                           head
                                                                              "Joe"
                                                                    2020
    struct node *new;
    if ((new = creatNode(year, name, NULL)) == NULL)
        return NULL;
                                                                                NULL
    while (ptr != NULL) {
        prev = ptr;
                                                                                          "Sam"
                                                                                1955
        ptr = ptr->next;
                                                          lhead
                                                                              "Joe"
                                                                    2020
    if (prev == NULL)
        return new;
                                  struct node *head = NULL; // insert at end
    prev->next = new;
                                  struct node *ptr;
    return head;
                                  if ((ptr = insertEnd(2020, "Joe", head)) != NULL)
                                      head = ptr;
                                  if ((ptr = insertEnd(1955, "Sam", head)) != NULL)
                                      head = ptr;
```

"Dumping" the Linked List

"walk the list from head to tail"


```
struct node {
  int year;
  char *name;
  struct node *next;
};
```





```
struct node *head;
struct node *ptr;
...
printf("\nDumping All Data\n");
ptr = head;
while (ptr != NULL) {
   printf("year: %d name: %s\n", ptr->year, ptr->name);
   ptr = ptr->next;
}
Dumping All Data
   year: 1955 name: Sam
   year: 2020 name: Joe
```

Finding A Node Containing a Specific Payload Value



```
struct node *found;

if ((found = findNode("Joe", head)) != NULL)
    printf("year: %d name: %s\n", found->year, found->name);
```


Deleting a Node in a Linked List

```
// returns head pointer; may have changed...
struct node *deleteNode(int name, struct node *head)
   struct node *ptr = head;
   struct node *prev = NULL; // base case
   while (ptr != NULL) {
        if (strcmp(name, ptr->name) == 0)
            break;
        prev = ptr;
        ptr = ptr->next;
   if (ptr == NULL) // not found return head
        return head;
   if (ptr == head) // remove first node new head
        head = ptr->next;
   else
        prev->next = ptr->next; // remove not head
   free(ptr->name); // free strdup() space
   free(ptr);
   return head;
```


```
NULL
head
                                              "Joe"
                                    2020
           1955
                     "Sam"
          NULL
head
                    "Sam"
           1955
lhead
 NULL
    struct node *head = NULL;
```

```
head = deleteNode("Joe", head);
head = deleteNode("Sam", head);
```

Improving On Linked List Performance




- When linked lists get long, the cost of finding an entry continues to increase O(n)
- How to improve search time?
- Break the single linked list into multiple **shorter length** linked lists
 - Shorter lists are faster to search
- Requires a function that takes a lookup key and selects just one of the shortened lists




Hashing with chaining


- Hash table is an array of pointers to the heads of different linked lists (called hash chains)
- Each data item must have a unique key that identifies it (e.g., auto license plate)
 - h(k) is the **hash value** of key k to encode the key k into **an integer**
- Next use the Hash value to map to one entry in the hash table T[] of size TABLESIZE
 - Index = h(k) % TABLESIZE (mod operator % maps a keys hash value to table index)
- Keys that hash to the same array index (collide) are put on a linked list
- After hashing a key, you then traverse the selected linked list to find the entry



Hash Table T[3] of linked list head pointers TABLESIZE = 3



Hash Table With Collision Chaining (multiple linked lists)




- Make TABLESIZE prime as keys are typically not randomly distributed, and have a pattern
 - Mostly even, mostly multiples of 10, etc.
 - In general: mostly multiples of some k
- If k is a factor of TABLESIZE, then only (TABLESIZE/k) slots will ever be used!
- 1. Calculate the hash value: hashval = hash(key);
- 2. Calculate index i = hashval % TABLESIZE
- 3. Go to array element i, i.e., T[i] or *(T+i): contains the head pointer for collision chain
- 4. Walk the linked list for element, add element, remove element, etc. from the linked list
- 5. New items added to the hash table are typically added at the front or at the end of the *collision* chain linked list (when multiple keys hash to same index .. they collide)
- Hash arrays need an index number to select a chain, so if we have a string, we must first convert to a hashval number

Simple 32-bit String Hash Function in C (djb2)

```
uint32_t hash(char *str)
{
    uint32_t hash = 0U;
    uint32_t c;

    while ((c = (unsigned char)*str++) != '\0')
        hash = c + (hash << 6) + (hash << 16) - hash;
    return hash;
}</pre>
```

Signed Data types	Unsigned Data types	Exact Size
int32_t	uint32_t	32 bits (4 bytes)



- Many different algorithms for string hash function (Dan Berman's djb2 above)
 - << is the left bit shift operator (later in course)</p>
- Fast to compute, has a reasonable key distribution for short length ASCII strings into 32-bit unsigned ints

Allocating the Hash Table (collision chain head pointers) Good use for calloc()

```
#define TBSZ 3
int main(void)
{
    struct node *ptr;
    struct node **tab; // pointer to hashtable
    uint32_t index;


    if ((tab = calloc(TBSZ, sizeof(*tab))) == NULL) {
        fprintf(stderr,"Cannot allocate hash table\n");
        return EXIT_FAILURE;
    }
// continued on next slide
```

Inserting Nodes into the Hash Table (at the end)

```
struct node {
#define TBSZ 3
                                                                        int year;
unit32 t index;
                                                                        char *name;
                                                                        struct node *next;
index = hash("Pat") % TBSZ;
                                                                     };
if ((ptr = insertEnd(1933, "Pat", *(tab + index))) != NULL)
    *(tab + index) = ptr;
                                                                              Sam
                                                                                          Zoe
                                                                 tab+2
index = hash("Sam") % TBSZ;
                                                                              1955
                                                                                          2022
if ((ptr = insertEnd(1955, "Sam", *(tab + index))) != NULL)
    *(tab + index) = ptr;
                                                                              Sally
                                                                 tab+1
                                                                              2020
index = hash("Sally") % TBSZ;
if ((ptr = insertEnd(2020, "Sally", *(tab + index))) != NULL)
                                                                              Pat
                                                                 tab
                                                                             1933
    *(tab + index) = ptr;
index = hash("Zoe") % TBSZ;
if ((ptr = insertEnd(2022, "Zoe", *(tab + index))) != NULL)
    *(tab + index) = ptr;
                                                                        Notice
```

Substitute createNode() for insertEnd() to insert nodes at the **front** of the collision chain instead of at the end of the collision chain

"Dumping" the Hash Table (traversing all Nodes)




```
Dumping All Data
chain: 0
Year: 1933 Name: Pat
chain: 1
Year: 2020 Name: Sally
chain: 2
Year: 1955 Name: Sam
Year: 2022 Name: Zoe
```

```
printf("\nDumping All Data\n");
for (index = 0U; index < TBSZ; index++) {
   ptr = *(tab + index);
   printf("chain: %d\n", index);

   while (ptr != NULL) {
      printf("Year: %d Name: %s\n", ptr->year, ptr->name);
      ptr = ptr->next;
   }
}
```

Finding a Node with a Specific Payload Value




```
// same routine as shown in a previous slide
struct node *findNode(char *name, struct node *ptr)
{
    while (ptr != NULL) {
        if (strcmp(name, ptr->name) == 0)
            break;
        ptr = ptr->next;
    }
    return ptr;
}
```

```
index = hash("Zoe") % TBSZ;
if ((ptr = findNode("Zoe", *(tab + index))) != NULL)
    printf("Found Year: %d name: %s\n", ptr->year, ptr->name);
else
    printf("Not Found Zoe\n");
```


Arm Core Floorplan

- Control: Specifies the operation of the CPU
- Register File: Memory inside the CPU
 - · Instructions reference these directly
- ALU: Arithmetic Logic Unit: Arithmetic and bitwise hardware (on the bits)
- Barrel shifter: (shifts bits in a register during instruction execution - Later)
- Instruction Decode: Interprets the the bits in an instruction to determine what the instruction means
- Register Decode: controls the registers in during instruction execution
- Address and Data: Interface to external RAM (like memory dimms)

Single core arm die Floorplan




32-Bit Arm - Registers



- Registers are memory located within the CPU
- Registers are the fastest read and write storage
- Register is word size in length stores 32-bit values
 - Memory is accessed using pointers in registers
- In assembly language, register "addresses" are specified using predefined names starting with an r to differentiate them from main memory addresses which are labels (address)
- 16 registers: from r0 to r15 (encoded: 0x0 0xf)


CPU Memory Bus consists of two parts:

Address bus + Data bus




Using Arm-32 Registers

- There are two basic groups of registers, general purpose and special use
- General purpose registers can be used to contain up to 32-bits of data, but you must follow the rules for their use
 - Rules specify how registers are to be used so software can communicate and share the use of registers (later slides)
- Special purpose registers: have a dedicated hardware use (r15 the pc) or special use when used with certain instructions (r13 & r14)
- r15/pc is the program counter that contains the address of an instruction being executed (not exactly ... later)




Assembly and Machine Code



Anatomy of an Assembly instruction (3 address instruction)

- Assembly language instructions specify an operation and the operands to the instruction (arguments of the operation)
- Three basic types of operands
 - Destination: where the result will be stored
 - Source: where data is read from
 - Immediate: an actual value like the 1 in y = x + 1



Meaning of an Instruction - ARM


- Operations are abbreviated int opcodes (1– 5 letters)
- Assembly Instructions are specified with a rigid syntax
 - Opcodes are followed by arguments
 - Usually the destination argument is next, then one or more source arguments (this is not strictly the case, but it is generally true)
- Why this order?
- Analogy to C or Java

```
int r0, r1, r2;
r0 = r1 + r2; // c
```

$$r0 = r1 + r2$$


add r0, r1, r2 // assembly

32-Bit Arm - Registers



Program Execution: A Series of Instructions

- Instructions are retrieved sequentially from memory
- Each instruction executes to completion before the next instruction is completed
- Conceptually the pc (program counter) points at executing instruction
- exceptions: loops, function calls, traps,...



Memory Content in Text segment

Register contents inside the CPU

$$r0 = 1 r1 = 2$$
 initial values


$$r0 = 4 r1 = 2$$

$$r0 = 8 r1 = 2$$

$$r0 = 16 \ r1 = 2$$


$$r0 = 16 \ r1 = 14$$

How to Access Memory?



X


NOT ENOUGH BITS for FULL Addresses to be stored in the instruction



Load/Store Concept: Load Operation


int x[2] = {0x4321, 0x0}; x[1] = x[0];

External memory



Load/Store Concept: Store Operation

int $x[2] = \{0x4321, 0x0\};$ x[1] = x[0];



External memory


X

Arm Register Summary

- 16 Named registers r0 r15
- The operands of almost all instructions are registers
- To operate on a variable in memory do the following:
 - 1. Load the value(s) from memory into a register
 - 2. Execute the instruction
 - 3. Store the result back into memory (only if needed!)
- Going to/from memory is expensive
 - 4X to 20X+ slower than accessing a register
- Strategy: Keep variables in registers as much as possible

AArch32 Instruction Categories

- Data movement to/from memory
 - Data Transfer Instructions between memory and registers
 - · Load, Store
- Arithmetic and logic
 - Data processing Instructions (registers only)
 - Add, Subtract, Multiply, Shift, Rotate, ...
- Control Flow
 - Compare, Test, If-then, Branch, function calls
- Miscellaneous
 - Traps (OS system calls), Breakpoints, wait for events, interrupt enable/disable, data memory barrier, data synchronization barrier
 - Many others that we will not cover in the class



First Look: Copying Values Between Registers - MOV

```
mov r0, r1

// Copies all 32 bits of the
// value in register r1 into
// register r0

register direct "addressing"

register r1

register r1

register r1

register r1
```

```
mov r0, 100

// Expands an 8-bit (imm8)
value 100


// stored in the instruction
// into the register r0

Immediate "addressing"

100

register r0
```

mov – Copies Register Content between registers



First Look: Add/Sub Registers

```
add r0, r1, r2 register r1 + register r2

// Adds r1 to r2 and
// stores the result
// in r0


register r0
```


```
sub r0, r1, 100 register r1 - 100

// Perform r1 - 100 and
// stores the result in
// r0

register r0
```

add/sub - Add or Subtract two integers





```
add Rd, Rn, constant // Rd = Rn + constant
sub Rd, Rn, constant // Rd = Rn - constant
add Rd, Rn, Rm // Rd = Rn + Rm
sub Rd, Rn, Rm // Rd = Rn - Rm
```

```
add r1, r2, r3 // r1 = r2 + r3
sub r1, r1, 1 // r1 = r1 - 1; or r1--
add r1, r2, 234 // r1 = r2 + 234
```

Writing a Sequence of Add & Subtract Instructions

 You need to perform the following sequence of integer adds/subtracts

$$a = b + c + d - e;$$

- Since ARM uses a three-operand instruction set, you can only operate on two operands at a time
- So, you need to use one register as an accumulator and create a sequence of add instructions to build up the solution

```
r0 ← a
r1 ← b
r2 ← c
r3 ← d
r4 ← e
```

```
a = b + c + d - e;

r0 = r1 + r2 + r3 - r4;

r0 = ((r1 + r2) + r3) - r4;

r0 = r1 + r2;


r0 = r0 + r3

r0 = r0 - r4
```

$$a = (b + c) - 5;$$

 $r0 = (r1 + r2) - 5;$

Line Layout in an Arm Assembly Source



- Assembly language source text files are line oriented (each ending in a '\n')
- Each line represents a starting address in memory and does one of:
 - 1. Specifies the contents of memory for a variable (segments containing data)
 - 2. Specifies the contents of memory for an instruction (text segment)
 - 3. Assembler directives tell the assembler to do something (for example, change label scope, define a macro, etc.) that does not allocate memory
- Each line is organized into up to four <u>columns</u>
 - Not every column is used on each line
 - Not every line will result in memory being allocated

Labels in Arm Assembly - 1


```
label: operation operand(s) // comment

// assembler directive below
cnt: .word 5 /* define a global int cnt = 5; */

/* instruction example below */
add r1 r2, r3 // add the values
```

- 1. Labels (optional); starts in column 1 (often on a line by itself ABOVE the "operation")
 - Only put a label on a line when you need to associate a name (a global variable, a function name, a loop/ branch target, etc.) to that line's location in memory
 - You then refer to the address by name in an instruction
- 2. Operation type 1: assembler directives (all start with a period e.g. .word)
- 3. Operation Type 2: assembly language instructions
- 4. Zero or more operands as required by the instruction or assembler directive
- 5. Comments: C and C++ style; also @ in the place of a C++ comment //

Labels in Arm Assembly - 2



- Remember, a Label associates a name with memory location
- · Regular Label:
 - Used with a Function name (label) or all static variables in any of the data segments
- Local Label: Name starts with .L (local label prefix) only usable in the same file
 - 1. Targets for
 - a) branches: if switch, goto, break, continue,
 - b) loops: for, while, do-while
 - 2. Anonymous variables (the address of literal not the address of foo in the following) char *foo = "literal";

Unconditional Branching – Forces Execution to Continue at a Specified Label (goto)

b imm24 is Relative direction from the branch instruction (in +/- instructions)

Unconditional Branch instruction (branch to only local labels in CSE30)

```
b .Llabel
```

- Causes an unconditional branch (aka goto) to the instruction with the address .Llabel
- .Llabel is called a branch target label (the "target" of a branch instruction)
- Be careful! do not to branch to a function label!
- .Llabel: translates into an number offset being imm24 shifted left two bits (+/- 32 MB)

```
b .Ldone // goto .Ldone :
.Ldone:
add r0, EXIT_SUCCESS // set return value
```

Examples of of Unconditional Branching

Unconditional Branch Forward

```
b .Lforward
add r1, r2, 4
add r0, r6, 2
add r3, r7, 4
.Lforward:
sub r1, r2, 4
```

Not a practical example as this code is unreachable

Backward Branch (Infinite loop)

```
.Lbackward:

add r1, r2, 4

sub r1, r2, 4

add r4, r6, r7

b .Lbackward

// not reachable unless

// there is a label after the .b above
```

Branch target (local label)

- Branches are used to change execution flow using labels as the branch target
- In these example, .Lforward and .Lbackward are the branch target labels
- Branch target labels are placed at the beginning of the line (or above it)
- Caution: Backward branches should only used with loops!

Never Branch to the following instruction: It is not needed!

```
mov r2, 0
b .Lnext // do not do this, not needed
Lnext:
add r1, r2, r3

mov r2, 0
add r1, r2, r3
```

40


Anatomy of a Conditional Branch: If statement


```
Branch condition
Test (branch guard)
r0 == 5

if (r0 == 5) {
    /* condition block #1 */
    /* branch to "here" */
} else {
    /* condition block #2 */
    /* fall through to "here" */
}
// resume here
```

- Branch guard: determines when to execute the "condition true block" or the "condition false block"
- In C, when the branch guard (condition test) evaluates non-zero you fall through to the condition true block, otherwise you branch to the condition false (else) block
- Step 1: evaluate the branch guard(s) (involves one or more compares/tests)
- Step 2: If branch guard evaluates to be false
 - branch around the true block and execute the else block
 - otherwise "fall through" and execute the true block
- Block order in C is where the True Block appears above the False block

cmp/cmm – Making Conditional Tests





The values stored in the registers Rn and Rm are not changed

The assembler will automatically substitute cmn for negative immediate values

```
cmp r1, 0 // r1 - 0 and sets flags on the result cmp r1, r2 // r1 - r2 and sets flags on the result
```

Quick Overview of the Condition Bits/Flags



- The CSPR is a special register (like the other registers) in the CPU
- The four bits at the left are called the Condition Code flags
 - Summarize the result of a previous instruction
 - Not all instruction will change the CC bits
- Specifically, Condition Code flags are set by cmm/cmp (and others)

Example: cmp r4, r3

- **N** (Negative) **flag**: Set to 1 when the result of r4 r3 is negative, set to 0 otherwise
- **Z** (**Zero**) flag: Set to 1 when the results of r4 r3 is 0, set to 0 otherwise
- C (Carry bit) flag: Set to 1 when r4 r3 does not have a borrow, set to 0 otherwise
- V flag (oVerflow): Set to 1 when r4 r3 causes an overflow, set to 0 otherwise

Conditional Tests: Implementing ARM Branch guards

imm24 is Relative direction from the branch instruction (in +/- instructions)

cond b_{suffix} imm24

Branch instruction

bsuffix .Llabel

Use a local label with branch instructions

Condition	Meaning	Flag Checked
BEQ	Equal	Z = 1
BNE	Not equal	Z = 0
BGE	Signed ≥ ("Greater than or Equal")	N = V
BLT	Signed < ("Less Than")	N≠V
BGT	Signed > ("Greater Than")	Z = 0 && N = V
BLE	Signed ≤ ("Less than or Equal")	Z = 1 N ≠ V
BMI	Minus/negative	N = 1
BPL	Plus - positive or zero (non-negative)	N = 0
В	Branch Always (unconditional)	

- Bits in the condition field specify the **conditions** when the branch happens
- If the condition evaluates to be true, next instruction executed is at .Llabel:
- If the condition evaluates to be false, next instruction executed is immediately after the branch
- Unconditional branch is when the condition is "always"

Branch and Loop Guard Strategy

```
cmp r0, 10
ble .Lendif
// True Block
.Lendif:
```

How to implement a branch/loop guard in CSE30

- 1. Use a **cmp/cmm** instruction to set the condition bits
- 2. Follow the cmp/cmm with one or more variants of the conditional branch instruction
 - Conditional branch instructions if evaluate to true (based on the flags set by the cmp) the next instruction will the one at the branch label
 - Otherwise, execution falls through to the instruction that immediately follows the branch
- You may have one or more conditional branches after a single cmp/cmm

Program Flow: Simple If statement, No Else

C source Code	Incorrect Assembly	Correct Assembly
int r0;	cmp r0, 10	cmp r0, 10
if (r0 > 10) {	bgt .Lendif	<pre>ble .Lendif</pre>
// True Block	// True Block	// True Block
}	<pre>.Lendif:</pre>	<pre>.Lendif:</pre>

- Realize that in ARM assembly you can only either "fall through" to the next instruction or branch to a specific instruction
- Approach: adjust the conditional test then branch around the true block
- Use a conditional test that specifies the inverse of the condition used in C
 - This preserves C block order

Branch Guard "Adjustment" Table Preserving C Block Order In Assembly

Compare in C	<i>"Inverse"</i> Compare in C	Assembly using Inverse Compare
==	!=	bne
!=	==	beq
>	<=	ble
>=	<	blt
<	>=	bge
<=	>	bgt

```
if (r0 compare 5)
   /* condition true block */
   /* then fall through */
}
```


```
cmp r0, 5
  inverse compare .Lelse
  // condition true block
  // then fall through
.Lendif:
```

Arm Conditional Branching Simple IF no else

C If statement ARM If statement int r0; cmp r0, 5 if (r0 == 5) { bne .Lendif /* condition true block */ /* condition true block */ /* then fall through */ /* then fall through */ .Lendif: * branch around to this code */ /* branch around to this code */ If r0 == 5 false If r0 == 5 true then branch around then fall through to the true block the true block

- If statements in ARM
- Step 1: make a conditional test using a cmp instruction
- Step 2: if test evaluates to FALSE, branch around the condition true block with a one
 of the conditional branch instruction

If statement examples – Branch Around the True block!



Branching Avoid: Spaghetti Code ("goto structure")

- Do not use unnecessary branches
- Optimize your use of "fall throughs"
- For example: Do not make a conditional branch around an unconditional branch that immediately follows it

Do not do the following:

```
cmp r0, 0
beq .Lthen
b .Lendif
Two adjacent branches
add r1, r1, 1
Lendif:
add r1, r1, 2
```

Do the following:

```
cmp r0, 0

bne .Lendif

// fall through
add r1, r1, 1

Lendif:
add r1, r1, 2
```