


MODULE - I

8086 MICROPROCESSOR.

Architecture



8086 Register Organisation :-

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

General data register

CS
SS
DS
ES

Segment register.

FLAGS/PSW

SP
BP
SI
DI
IP

Pointers and index register

Flag register in 8086

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	O	D	I	T	S	Z	X	AC	X	P	X	CY

General purpose → General data registers

Special purpose → Segment register / pointers and index registers
Flags/PSW

General purpose Register

AX → Used as a 16 bit Accumulator.

BX → AH → High bit AL → Low bits
OFF SET can be stored in this register

CX → Used as a counter
in string loop instruction.

DX → Destination Address Storing register

Flag register

X → for future use. fields

Z → zero flag.

1) condition codes (CY, ^{carry/borrow}P, AC, Z, S, O)

2) Machine control (D, IT)

→ P is set if the lower byte has even no of ones in Accumulator.

→ AC → Auxiliary carry.

→ Z → will be set if the all the bits of Accumulator is zero.

→ Machine control

⇒ D → Direction flag. → If it's zero a string will be processed from lower to higher address


→ If the value is 1 a string will be processed from higher to lower address

⇒ I → Interrupt flag. - If it is set (1) the maskable interrupt can be set by the CPU

maskable (Type 2 interrupt)


If it is not set nonmaskable interrupt set by the CPU.

⇒ T → trap → The executable code function in a single step execution mode. Type 1 interrupt



CS :- code Segment
 SS :- stack Segment
 DS :- Data Segment
 ES :- Extra Segment

1M \rightarrow divides into 16 logical segment
 1 segment \rightarrow 64 KB



Pointer
registers

IP \rightarrow Instruction Pointer

BP \rightarrow Base pointer / change in offset we use it

SP \rightarrow Stack pointer

Index register.

SI \rightarrow Source address

DI \rightarrow Destination address

\rightarrow IP along with CS gives the address

\rightarrow Instruction & byte queue.

Pre-fetching

\rightarrow 20 bit generating mechanism in address


Conversion mechanism

Pipelining

time required for execution of 2
instruction without pipelines


\leftarrow time saved \rightarrow

Sequential
Phase




Fetch, decode, Execute
1st instruction then 2nd
instruction.

Over
lapping
Phase



fetch instructions.



Decode & execute
instructions.

\leftarrow time required
for execution of
n instruction with
pipelining \rightarrow


With in 3 cycle we can
execute 1 instruction
& fetch next two
instructions.

30/8/19.

PIN DIAGRAM: (DIP package)

Maximum mode

Min mode



NMI - Non maskable interrupt -

BHE - Bus high enable

S₇, S₆ etc → Status bit

M_X → Active low → whether it is in

MN → Active high → maximum mode / Minimum mode

READY, RESET → Active high.

HOLD → Holding bus

HOLDA → Hold Acknowledge

NR → Write

M/I₀ (Active low) -

DT/R -

DEn - Data enable.

ALE - Address latch enable

\overline{INTA} - Interrupt Acknowledge.

- 20 bit Address and 16 bit data
- Multiplexing the Address line and Data lines
 AD_0 (PIN-16) to A_{14} (PIN-2)
- $S_0 \dots S_7$ Status bit. / Information about the
which segment currently used.
- Status bit multiplexing with $A_{16}, A_{17}, A_{18}, A_{19}$
- \overline{BHE} - Used for ^{when} the data take from the
which partition of the memory

✓ 8086 Microprocessor is 16 bit CPU in 3 clock rates 5, 6, 10 MHz packaged into a 40 pin DIP. (Dual in line packaging).

→ 8086 signals are classified into 3 groups

1. Signals having common for ~~to~~ 1
2. Signal having funs in minimum (single processor) mode
3. Signal having funs in maximum (multiprocessor) mode

1. Signal description which are common for minimum & maximum mode.

a) $AD_{15} - AD_0$: Time multiplexed memory, I/O and Data lines.

. Address remains on line during T_2 state

. While data is available on data bus during T_2, T_3 & T_w (state for waiting time)

& T_4 state

2. A14 / S₆

A15 / S₅

A17 / S₄

A16 / S₃

• These multiplexed address & status lines, during

T₁ these lines have memory Address.

• During I/O operations these lines have low value(0).

• From state ϕ_2 to ϕ_4 these lines have Status Information.

S₆ → Always low

S₅ → Status of interrupt enable flag Bit

It is updated at the beginning of each clock cycle

S₄/S₃ → Indicate the segment register currently being used

S₄

S₃

Meaning

0

0

Extra segment

0

1

Stack segment

1

0

Code segment / non

1

1

Data segment

• Address bits are separated ^{from} Status bit using ALE.

3. $\overline{\text{BHE}} / \text{S}_7$ (Bus high enable / Status)

BHE signal is used to indicate transfer of data over higher order data bus (D₁₅ - D₈).

It is used to derive chip select of odd address memory bank or peripherals.

It is low during T₁ and during T₂, T₃, T₄

It has Status Information.

BHE	A ₀	Indication (Memory organization),
0	0	Whole word
0	1	upper byte from or to odd address
1	0	lower byte from or to even address
1	1	none.

4. ~~RD~~ RD (Read)

Read signal on low indicates peripheral that process is performing a memory or

I/O Operation.

RD is active low and shows the state for

T_2 , T_3 , T_0 of any read state.

5. Ready : This active high signal is an ~~acknowledge~~ ~~ment~~ acknowledge that they have completed their data transfer.

6. INTR (Interrupt request) : This signal is sampled during last clock cycle of each instruction to determine availability of a request. If any interrupt request is pending process enters signal acknowledgement cycle.

Can be internally masked by resetting Interrupt enable flag.

7. TEST : This I/P is examined by a wait instruction.

If test goes low execution will continue else processor will remain in Idle state.

8. NMI (Non maskable interrupt) : (level triggered) Edge triggered I/P which process type 2 interrupt.

- A transition from 'low' to 'high' initiates the interrupt response to the current instruction.
- It is not maskable by software

9. RESET :- This I/P causes the processor to terminate current activity & start execution from FFF0H.

Signal must be active high for atleast 4 clock cycle

10. CLK :- clock. I/P provides basic time for process operation or bus control activity.

It is an asymmetric square wave with 33% of duty cycle

11. VCC :- +5 Volt power supply.

12. GND :- Ground internal circuitary

13. MN/ \overline{MX} :- It indicates whether it is minimum mode / maximum mode
 0 - Max
 1 - Min

PINS FOR MINIMUM MODE OPERATION

1. M/ \overline{IO} :- Specify memory operation.

M = 0 - memory operation

\overline{IO} = 1 - I/O operation.

\overline{INTA} :- Active low \rightarrow Interrupt Acknowledgement

ALE :- Check whether it have activate address

DT/ \overline{R} :- high - transmit data

low - Receive data

\overline{DEN} :- Data enable. Data arrive in data line.

Memory/I/O Organization

Page no: 14

HOLD / HLDA :- HOLD the bus.
HLDA is for hold acknowledgment

17
21, 23

\overline{WR} :- Indicate write operation.

PINS FOR MAXIMUM MODE OPERATION

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Indication
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O Port
0	1	1	Halt
1	0	0	code Access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	passive


2. \overline{LOCK} :- Active low, locking the bus.

3. QS_1 QS_0 :- Shows the Status of the Queue.


QS_1	QS_0	Indication
0	0	No operation
0	1	First byte of opcode from queue.
1	0	Empty Queue
1	1	Subsequent byte from queue

4. $\overline{RQ} / \overline{GTO}$ (- having high priority).

$\overline{RQ} / \overline{GTO}$:- Bus Request & Bus grant




2. 8086 have 1mb memory. It partition into two 512 KB, 512 KB.



16 bit split into two \rightarrow 8 bit in odd bank \rightarrow 8 bit in even bank
 Read entire word if starting is even address in bank in one memory cycle.
 Start from odd bank then we need two memory cycle. \overline{BHE} & A_0 controls the odd & even bank.

1) Minimum Mode



Notes • Read cycle Timing Diagram for minimum mode

CLK $\rightarrow T_1, T_2, T_3, T_w, T_4$

ALE \rightarrow Latch enable in T_1

ADD/STATUS $\rightarrow T_1 \rightarrow$ Address

next $T_2, T_3, T_w, T_4 \rightarrow$ Data

ADD/Data $\rightarrow T_1 \rightarrow$ Address


T_2, T_3 , Bus reserved for data in

$T_w, T_4 \rightarrow$ Data.

$\overline{RD} \rightarrow$ Read, when reserving the data from bus in T_2 & T_3 state

$\overline{DEN} \rightarrow$ Data enable in T_2 to T_4 states


$\overline{DTR} \rightarrow$ Receive data T_1 to T_4 states




Write cycle Timing Diagram for Minimum Mode operation

M / \overline{IO}	\overline{RD}	\overline{DEN}	Transfer Type
0	0	1	I/O read
0	1	0	I/O write
1	0	1	Memory read
1	1	0	Memory write

Minimum mode 8086 System.



→ Transivers → Bidirectional Buffers
ALE 1 → Address 0 → data




DT/R defines whether the data
transmit / data Receiver

M/I₀, \overline{RD} , \overline{WR} signals tells which type of operations are needed (decoder)

Scanned by CamScanner

I/O Organization.



$A_{16}-A_{19} \rightarrow$ low when we perform I/O operation.

I/O space have 64 KB.

$A_0-A_7 \rightarrow$ Pass lower byte

$A_8-A_{15} \rightarrow$ Pass Upper byte

$D_x \rightarrow$ Store I/O Address destination Address in it.

I/O operation (16 bit transfer)