
# 100 MICROPROCESSOR

## Register Organisation of 8086

- 0	the fact of the fact of	cvi to it	
0.4 0.1 0.1	CS	1.45	SP
AX AH AL		= /	BP
BX BH BL	SS	FLAGIS/PSW	51
CX CH CL	IPS .		
DX DH DL	Es		
General Data	Segment		IP
general bado	reguisters		Painters and index
Flags:- off	iset Ther	oupt-flag	negisters.
15 14 13 12	A	5 5 1	3 5 1 0
		The second secon	X P X CY
N X X X		>261)	
- 4 categories of negister Trapionine of me			
- All the registers are 16 bit registers.			
Normaly, -They divided into a			
· general purpose - General data registers · special purpose - segment, flag, pointerst			
5/26	eace propos	index	nearstell.
General pu	ipose: splite		The distribute of the
Oleneral purpose: splited thoped base addition of lower cular location of AX - 16 bit accumulator BX - offset			
and a state of the			
	Spl	og loop institution	mulated seanyopa
Spiral loop in studien.) Setting.  Special purpose: Condition Codes Cy. PAC. Z. S. Odone in accumulator			
Flag register — Machine control Co. D. I. T condition . p-mis set it lower byte has even no of one's			
-AC- After 39d bit (lower hibble) there is any			
· z-if all are zero, result will be			
Machine control	set it a -ve	value.	rauto incrementing
-D-Din	rection tlag - 18	on howest	toing coill be pooressed from highest add.
"It it is 1, the s	taing will be pro	cessed Highest	1.1011) 10 west-auction
			Scanned by CamScanner



1st MP - Intel 4004 - 1971 - 4 bit MP/ specific ins 8008 - 1972 Intel 8080 - 1974 - For General purpose Intel (1st General purpose MP) 8085 - 1975 - 8 bit MI Intel 8086 - 1978 - 15t 16 bit MP Intel - Register Capacity Ases - segmented memory - fast Machine control (balance) - O40pin Chip -(Type a interrupts) ·I-Interrupt flag


·I-Interrupt flag

it it is set, the maskable interrupts organised

Sit can be change in b/m

·T- Trap Canother type of interrupt.

single step execution mode (Type I Interrupts)



#### · segment register

CS-Code Register Segment - Executable codes SS-Stack Segment - the space for store stack

DS - Data Segment / He only stores datas.

Es - Extra segment. Source

-> set destination.

#### XOCO.

- -> FON IMB (memory capacity), 20 bit lines must be need.
- -> segment registers always keeps base address.
- -> IMB is divided into 16 logical general segment
  - -> Each segment has 64 KB nange.
  - -> Both base address foffset points to the exact location.
    - ->088set range is 0000 to FFFF
      - \* Seament address & offset.
      - \* Shift the value of segment address into left (if it is boxo binary)
      - \* Add the account Offset into the mesult.
      - \* This is the exact location.

Eg: cs: 5000

CONTRACT OF THE

IP: 4002

CS: 50000

4002

3 paracel

54A02

### · Pointers and Index negisters.

SP-Stack Pointer [Points to a location]

BP-Base Pointer [to change/set offset]

BO | P- Instruction pointer (this points to the next instruc-

-SI - Destination index of source [mainly in string operation].

## 18/07/19

#### 8086 Architecture

## Instauction byte queue (6 bytes)

\* It is not the most important factor in the aschitecture.


\* It fetches 6 linstauctions from memory into processor! This process is known as prefetching.


\* action & it errow clear all instructions.


Address Conversion mechanism Cadder)

\* It generate as bit address location.

\* The location go to the internal data bus, so this past is called bus interface unit.







-8086 system has IMB memory.


- IMB memory partion into a 512 kB4512 kB.

Coneword)
- 16 bit split into a 8 bit in even band bank 8 bit in odd
bank


Address

- factoress starting from even nois that stores in odd address bank address bank.
- Both BHE & Ao coill decide which bank will be select.
  They controls the banks.
- Read entire word, it adoltess starting from exponeren even address bank in one memory cycle.
- 18 add starts from odd bank, then we need a memory cycle, 1st takes higher byte & go to take the lower bytes,
- BHE & BUSHigh Enable = Control odd nos-active low signal

## 8086 10 Addressing (10 onganization)





- A16-A19: 1000 when we perform 16 operation
- 1/6 space have 64 KB locations.
  - IMB memory
- 20 bits are required.
- AO-A7: pass lower byte. A8-A15: pass upper byte.
- Dx -> store 1/0 destination address in 1/0 operation
  (16 bit transfer)



atch enable in

Scanned by CamScanner





Scanned by CamScanner

