



# 17/09/19 8086 MICROPROCESSOR

## Register Organisation of 8086



Flags:



- 4 categories of register
- All the registers are 16 bit registers.
- They divided into 2
  - general purpose - General data registers
  - special purpose - Segment, flag, Pointers & index registers.

General purpose: splitted Higher base address & partition  
lower culat location

- AX - 16 bit accumulator
- BX - Offset
- CX - Counter in strings & loops
- DX - ~~so~~ Destination Setting.

Special purpose:

- Flag register affected by accumulator  
Machine control co. D, I, T


Condition

- P - is set if lower byte has even no. of one's
- AC - After 3rd bit (lower nibble), there is any
- Z - if all are zero, result will be 0.
- S - set if a -ve value.

Machine control

- D - Direction flag - if it is 0, the string will be processed from lowest to highest add. auto incrementing
- if it is 1, the string will be processed from highest to lowest add. auto decrementing

# 8086 Architecture







- 1st MP - Intel 4004 - 1971 - 4 bit MP { Specific Pins  
 Intel 8008 - 1972  
 Intel 8080 - 1974 - For General Purpose (1st General purpose MP)  
 Intel 8085 - 1975 - 8 bit MP  
Intel 8086 - 1978 - 1st 16 bit MP  
 - Register Capacity ↑  
 - Segmented memory  
 - fast  
 - 40 pin chip

### Machine control (balance)

- **I** - Interrupt flag (Type 2 interrupts)  
 if it is set, the maskable interrupts organised  
 ↳ it can be change in b/w
- **T** - Trap (another type of interrupt).  
 if it is set, executable code will function in a  
 single step execution mode (Type 1 Interrupts)  
 organised



Non overlapping  
Segments



Overlapping Segments



## Pointers and Index registers.

SP - Stack pointer [Points to a location]

BP - Base pointer [to change/set offset]

~~BP~~ IP - Instruction pointer [this points to the next instruction to be executed]

SI - Destination index of source [mainly in string operations].

DI - Destination value present.

## 8086 Architecture

### Instruction byte queue (6 bytes)

\* It is ~~an~~ the most important factor in the architecture.

\* It fetches 6 <sup>bytes of</sup> instructions from memory into processor. This process is known as prefetching.

\* ~~When~~ if a fn call happens, it go to a new location & it ~~erase~~ clear all instructions.

### Address conversion mechanism (adder)

\* It generate 20 bit ~~address~~ location.


\* The location go to the internal data bus.

So this part is called bus interface unit.




Not complete  
5 pages

# Physical memory organisation



- 8086 System has 1MB memory.
- 1MB memory partition into 2 512 KB & 512 KB.
- 16 bit split into 2 8 bit in even ~~bank~~ bank & 8 bit in odd bank.
- Address Starting from odd no's that stores in odd address bank & address starting from even no's that stores in even address bank.
- Both BHE & A<sub>0</sub> will decide which bank will be select. They controls the banks.
- Fetch Read entire word, if address starting from ~~even~~ even address bank in one memory cycle.
- If ~~add~~ starts from odd bank, Then we need 2 memory cycle. 1<sup>st</sup> takes higher byte & go to take the lower bytes.
- BHE = ~~B<sub>15</sub>~~ High Enable - control odd no's - active low signal

## 8086 IO Addressing (IO Organization)




- $A_{16}-A_{19} = 1000$  when we perform  $I/O$  operation.
- $I/O$  space have 64 KB locations.
- 1MB memory
- 20 bits are required.
- $A_0-A_7$ : pass lower byte
- $A_8-A_{15}$ : pass upper byte.
- $DX \rightarrow$  store  $I/O$  destination address in  $I/O$  operation  
(16 bit transfer)



# Minimum mode 8086 system & Timings

Serial processor



- DEN tells data is available
- DT/R defines whether the data transmit / data receiver
- BHE / A<sub>0</sub> <sup>Bus High Enable</sup> together gives the CS (chip select) information & CS logic (decoder).
- M/I<sub>0</sub>, RD, WR signals tells which type of operations are needed (decoder)
- RAM & ROM are 2 banks.
- for each odd bank, even bank
- external clock generating IC 8254
- Transceivers: Bidirectional buffers.
- CLK → T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub>, T<sub>6</sub> (Read cycle) notes
- ALE → <sup>Add.</sup> Latch Enable in T<sub>1</sub>.

ALE  $\Rightarrow$  1, Address in Latch (3 buffer)  
 $\Rightarrow$  0, Data in Transceivers (2 buffer)

ADD/STATUS  $\rightarrow$  T<sub>1</sub>  $\rightarrow$  Address

Next T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub>  $\rightarrow$  Data

ADD/DATA  $\rightarrow$  T<sub>1</sub>  $\rightarrow$  Address


T<sub>2</sub>, T<sub>3</sub>  $\rightarrow$  Bus reserved for data in

T<sub>2</sub>, T<sub>4</sub>  $\rightarrow$  Data


$\overline{RD}$   $\rightarrow$  Read when reserving the data from bus in  
 T<sub>2</sub> & T<sub>3</sub> state.

$\overline{DEN}$   $\rightarrow$  Data Enable in T<sub>2</sub> to T<sub>4</sub> states

DT/R  $\rightarrow$  Receive data T<sub>1</sub> to T<sub>4</sub> States.




Read Cycle Timing Diagram for Mini Mode



write cycle Timing Diagram for mini-mode opn.  
 $M/\overline{IO}$ ,  $\overline{RD}$ ,  $\overline{WR}$  signals indicate types of data transfer

$M/\overline{IO}$	$\overline{RD}$	$\overline{DEN}$	Transfer Type
0	0	1	IO read
0	1	0	IO write
1	0	1	memory read
1	1	0	memory write

Bus Request and Bus Grant Timings in Minimum mode System.





# Maximum Mode 8086 system

