


11/10/2017



# Module - 4

## Memory Interfacing in 8086



A0 Even address

(512 kb even)

Odd address

(512 kb odd)

Example

If my chips available are to only 2 kb each do the interfacing for 8088 1.4 K 2716 (ROM) starting at 00000H. 2.8 K 6116 (SRAM) starting at 08000H.

2 716 16/8 = 2K chip.

6116 16/8 = 2K chip.

1. Find the memory requirements

2. Do the memory mapping

3. Find the address which can be used for decode.



One memory is splitted into odd bank & even bank.

## 1. Memory requirement

$$a) 2716 \rightarrow \text{size } 2K$$

$$\text{ROM} \rightarrow 4K$$


Number of 2716  $\rightarrow$  2 (needed)

$$b) 6116 \rightarrow \text{size } 2K$$

$$\text{RAM} \rightarrow 8K$$

No. of 6116  $\rightarrow$  4 (needed)

$$\text{ROM} - 4K = 0$$



## 2. Memory map

one 4K ROM (00000 - 00FFF)

ROM<sub>IE</sub>  $\rightarrow$  00000, 00002, ..., 00FFE

ROM<sub>IO</sub>  $\rightarrow$  00001, 00003, ..., 00FFF

RAM (08000 - 08FFF) (one 4k)

RAM  $\rightarrow$  09000, 09002, ..., 09FFE

RAM<sub>2E</sub>  $\rightarrow$  09001, 09003, ..., 09FFF

## Memory

1K  $\rightarrow$  00000 - 003FF

2K  $\rightarrow$  00000 - 007FF

3K  $\rightarrow$  00000 - 00FFF

4K  $\rightarrow$  00000 - FFFFF



ROM 1 - (00000 - 00FFF)

A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

RAM 1 (08000 - 08FFF)

A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

RAM 2 (09000 - 09FFF)

A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

2<sup>K</sup> chip



2<sup>11</sup> address lines A<sub>0</sub> - A<sub>11</sub>

A<sub>0</sub> used for even }  
BHE used for odd } ie, A<sub>1</sub> - A<sub>11</sub>

available  $\rightarrow$  A<sub>12</sub> A<sub>13</sub> A<sub>14</sub> A<sub>15</sub>

A<sub>16</sub> A<sub>17</sub> A<sub>18</sub> A<sub>19</sub> (always zero)





If 8086 then odd and even bank



- Q Interface two (4Kx8) EPROM's and 2 chips of 32Kx8 RAM chips with 8086 select suitable maps

A We know that after reset the IP and CS are initialised to form address FFFF0H Hence this address must lie in the EPROM. The address of RAM may be selected anywhere in the 1 mb address space of 8086 but we will select the address such that the address map of the system is continuous.

Q Design an interface b/w 8086 CPU and 2 chips of 16Kx8 EPROM and 2 chips of 32Kx8 RAM. Select the starting address of EPROM suitably.

Inc RAM address must start at 00000H

The last address in the map of 8086 is FFFFH.

After executing the processor starts from FFFF0H hence this address must lie in the address range of EPROM.

### I/O interfacing

Isolated I/O or I/O mapped I/O  
Memory mapped I/O




### I/O instruction

IN AL, P8  
IN AX, P8  
IN AL, DX  
OUT P8, AL  
OUT P8, AX  
OUT PX, AL

IN AL, P8  
IN AX, P8  
IN AL, DX  
OUT P8, AL  
OUT P8, AX  
OUT PX, AL


### INPUT DEVICE



Switch is open A = logic 1

Switch is closed A = logic 0

Output device (LED)



A = 0 LED is off

A = 1 LED is on

### I/O mapped I/O

Separate I/O for I/O device (64 kb is for that)

Read through I/P Port

In memory mapped I/O: only one memory (one mb)  
no separate ad-mly. MOV, LD, ST are the instructions used.



- Memory address space is different from I/O address space.
- Signals used are I/O read and I/O write for peripherals and mly read and mly write for memory.
- Instruction word are IN, OUT.

### Memory mapped I/O

My address space is

Signals used are mly read and mly write both for Memory and peripheral.

IN, OUT instructions are not used instead MOV, ST, LD

Input device must be isolated from the global data bus. Hence garbage may be transferred to the data bus

### Tri-State Buffers:



It provides isolation as well as strength the signal.

### I/O design in 8086:

In Up board SLM when data is send one by up the data on the data bus must be latched by the receiver or o/p device.

- \* M/S's have internal latches for holding the data
- \* Latching SLM must be designed for I/O ports.
- \* Data provided by the up is available only for short period of time. (ca. 1000 nano sec)
- \* Data must be latched else it will be lost. Similarly data comes from a port / m/s data must be o/p through a tri-state buffer.

Q Interface an input 74LS245 to read the status of the switches. Switch 1 - Switch 8. The switches when shorted INPUT A = 1 else INPUT A = 0 to the up. Store the status in register BL The address of the part is 0740H




### ADDING LCD DISPLAY TO SWITCH

Design an interface of input port 74LS245 to


read the status of switches. Switch 1 - Switch 8. The switches when shorted INPUT A = 1 else INPUT A = 0 to the up. Display the no. of key is pressed with the help of output port on 7 segment display.

Solution: Status of the switch is first read into the AL register. Displaying shorted switch no in the 7 segment display. Instead of using 16 address line it may use only A0 - A3.



## 8255: PPI [Programmable Peripheral Interface]

The 8255 is a general purpose programmable I/O device designed to transfer data from I/O to memory. It can be used with any CPU. It consists of 3 8-bit bidirectional I/O ports (24 I/O lines).



Pin diagram of 8255

PA0 - PA7 (Port A)

PB0 - PB7 (Port B)

PC0 - PC7 (Port C)

Control Signals

RD, WR, CS, A1, AO.


Power  
VCC, GND

## Parts of 8255

8255 has three parts:


Port A contains 8 bit I/O latch or input buffer. Port B is similar to Port A

- Port C can be split into two parts (a) Port C Lower (PC0 - PC3) & (b) Port C Upper (PC4 - PC7) by the control word. These three ports are further divided into two groups
- Group A include Port A and upper Port C
- Group B " Port B and lower Port C.
- These two groups can be programmed in 3 different modes mode 0, mode 1, mode 2



9/10/2017

### Control word



- Configuration of A & B is based on control word.
- 3 types of modes mode 0 — all  
1 — B,C  
2 — C  
BSR — Port A
- D<sub>6</sub> — 0, port C — O/p mode
- D<sub>1</sub> — 0, port B — O/p mode
- If we give zero to all (D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>... D<sub>7</sub>)
- 80H can active the 8255 then it will be in O/p mode.

Move by X

This value will be stored to control word.


- control word control the 24 lines.

### Interfacing of 8255 with 8086

- 8255 is a programmable peripheral interface. It is used to interface up with I/O devices through three ports. Port A, Port B, Port C. All ports are 8-bit and bidirectional.
- 8255 transfers data with the CPU through its 8-bit data bus.
- The two address lines A<sub>0</sub> and A<sub>1</sub> are used to make internal selection in 8255. They can have four options selecting Port A, Port B, Port C and control word. The ports are selected to transfer data. The control word is selected to send commands.
- Two commands can be send to 8255 called the I/O command and BSR command. I/O command is used to initialize the mode and direction of the ports. BSR command is used to set / reset a single line of ports.
- 8255 has three operational modes of data transfer
  - Mode 0 is a simple transfer mode. It doesn't perform handshaking but all 3 the ports available for data transfer.
  - Mode 1 performs unidirectional handshaking that both makes transfers more reliable. Port C lines are used by Port A and Port B to perform handshaking.
  - Mode 2 performs bidirectional handshaking. Only Port A can operate in mode 2 at that time Port B can operate in mode 1 or mode 0. Port C lines are again



Used for performing handshaking for Port A and Port B.



	A7	A6	A5	A4	A3	A2	A1	A0
PA	1	0	0	0	0	0	0	0
PB	1	0	0	0	0	0	1	0
PC	1	0	0	0	0	1	0	0
CW	1	0	0	0	0	1	1	0

I/O map of 8255 at add 80H .

- From
  - 4 20 address line only 2 address lines are selected.
  - from 16 address line only 8 data lines are selected.

### Application

#### 1. Traffic line controlling

Y <sub>22</sub>		Y <sub>11</sub>	PA <sub>7</sub> PA <sub>6</sub> PA <sub>5</sub> PA <sub>4</sub> PA <sub>3</sub> PA <sub>2</sub> PA <sub>1</sub> PA <sub>0</sub>
R <sub>22</sub>	↓	R <sub>11</sub>	0 0 Y <sub>n</sub> R <sub>11</sub> G <sub>11</sub> Y <sub>1</sub> R <sub>1</sub> G <sub>1</sub>
G <sub>12</sub>		G <sub>11</sub>	0 0 0 1 0 0 0 1
→		←	PB <sub>7</sub> PB <sub>6</sub> PB <sub>5</sub> PB <sub>4</sub> PB <sub>3</sub> PB <sub>2</sub> PB <sub>1</sub> PB <sub>0</sub>
G <sub>1</sub>	↑	G <sub>12</sub>	0 0 Y <sub>22</sub> R <sub>22</sub> G <sub>12</sub> Y <sub>2</sub> R <sub>2</sub> G <sub>2</sub>
R <sub>1</sub>		R <sub>2</sub>	0 0 0 1 0 0 1 0
Y <sub>1</sub>		Y <sub>2</sub>	

Select the control word first

#### Keyboard interfacing:





```

MOV A, CW
OUT CR, A
MOV A, 11
OUT Port A
MOV A, R
OUT Port B.

```

PB<sub>7</sub> PB<sub>6</sub> PB<sub>5</sub> PB<sub>4</sub> PB<sub>3</sub> PB<sub>2</sub> PB<sub>1</sub> PB<sub>0</sub>



Initially o/p Port = 0:

T/P Port = 1

Input A

CMP FF

JZ → no key is pressed .


- It is  $8 \times 8$  "keypad"
- A port is the input and B port is the output
- Key open value = 1, Closed = 0.
- Initially all is 1 (I/p) and output port is zero.
- We can't find out key pressed column using Yta notation method

Control word format and mode of operation in 8255

→ Control register:

- ✓ 8 bit register
- ✓ programmable.
- ✓ Port A, B, C → I/p or O/p.

→ 8 bit control word format.



- Q). Read input at port B and Port C (latch)
2. O/p at port A and Port C (upper) Simpu I/o port
  3. Simple I/o mode
  4. mode 0
- Find the control word
- Using control word we can select the mode; port B SR - only Port C can be used.
- Individually each pin can be set / reset.
- Simple - can use Port A, B, C can use.
- + It has 3 modes.
- D6 and D5 to Select the mode.

(A) 


D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	1	1

 8/3

8255 BSR mode.

B → bit Port C → O/p Port

S → Set Lc control individual lines of Port C



Q) Operate 8255 in BSR mode & write an ALP to do the following

1. Set lines D2 & C5
2. Reset C2 & C5 after 0.3 sec.

Set D4 D6 D5 D4 D3 D2 D1 D0

C2 → 05

C5 → 4B

Reset


C2 →

C5 →

Program :-


```
1000 MOV A, 05
OUT 83H
MOV A, 0BH
OUT 83H
CALL delay(2000)
MOV A, 04H
OUT 83H.
```

```
MOV A, 0AH
OUT 83H
HLT
2000 MOV DX, FFFF
dec dx
loop dn, 00
JNZ
RET
```




Q: Interface a 4x4 keyboard with 8086 using 8255 and write an ALP for detecting a key closure and return the key code in AL. The debouncing period for a key is 10ms then use slow key debouncing technique. Ans  
Debounce is available in ms delay routine.

→ Key debounce: whenever a mechanical push or key released once. The mechanical components of the key don't change the position smoothly rather it generates a transient response.



Q: Interface an 8255 with 8086 to work as an I/O port initialise port A as output port, Port B as input port and port C as output port. Port A address should be 0740H. Write a program to sense switch position SW0-SW7 connected at Port B. The sensed pattern is to be displayed on Port A, so which 8 LED's are connected with the Port C to display number of on switches out of the total 8 switches.



```


mov dx, 014617
mov al, 80
out dx, al
sub dx, 04 (get address of port B)
in al, dx
sub dx, 02
but dx, 02
mov dx, al
mov bl, 00
mov ch, 06

```

```

JNC XX
IN C BC
XX dec ch
JNZ YY
MOV AL, BL
ADD DX, 04

```



(W = ) 

1	0	1	1	1	0	X	X	X
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	

 (W = ) 

1	X	X	X	X	1	1	X
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

STBA is used to give I/P.

IBFA input buffer full (latch)

IBFA = 0 (high) I/P is Entered.

informs the MP I/P is Entered.

PA<sub>0</sub>-PA<sub>7</sub> is also input port.

### Application

LED, Interface A → D, Keyboard operation, Sequential switch on lights " " with DC motor & Stepper motor, Traffic light

### Keyboard / Display controller 8279


- 8255 can be used in interfacing keyboard & display. The disadvantage of this method of interfacing keyboard & display is that the MP has to refresh the display & check the status of KB periodically using Polling technique. Thus a considerable amount of CPU time is wasted, reducing the SIm operating speed.
- INTEL'S 8279 is a general purpose keyboard display controller that simultaneously drives the display of a SIm and interfaces a keyboard with CPU, leaving it free for its routine task.

#### Keyboard Segment

- \* Scans the keyboard, detects key press, transmits to CPU the characteristics of key.
- \* Connected to a 6x1 contact key matrix.
- \* KB entries and debounced data are stored in FIFO buffer.
- \* Interrupt signal is generated with each entry.

#### Display Segment

- \* It gets data from the CPU to display devices.
- \* 16 character scanned display.
- \* 16x8 read/write memory cell.
- \* Write entry or left entry.




8279



RL2	1	40	VCC
RL3	2	39	RLD
CLK	3	38	RL1
IRQ	4	37	NTL/STBL
RL4	5	36	SHIFT
RL5	6	35	SL3
RL6	7	34	SL2
RL7	8	33	SL1
Reset	9	32	SL0
RD	10	31	OUT B0
WR	11	30	OUT B1
DB0	12	29	OUT B2
DB1	13	28	OUT B3
DB2	14	27	OUT A6
DB3	15	26	OUT A1
DB4	16	25	OUT A2
DB5	17	24	OUT A3
DB6	18	23	BD
DB7	19	22	LS
VCC	20	21	AO

## LOGIC DIAGRAM



- $DB_0 - DB_7$  there are bidirectional data bus lines. The data and command lines to and from CPU are transferred on these lines.
- $CLK$  - this is a clock input used to generate internal timings.
- $RESET$  - This pin is used to reset 8279.
- $\overline{CS}$  - chip select a low on this line enables 8279 for normal read/write operation.
- $A_0$  - A high on the  $A_0$  line indicate the transfer of a command or status information. A low on the line indicates transfer of data. This is used to select one of the internal registers of 8279.

$\overline{RD}/\overline{WR}$  - read or write input pin enable the data buffer to receive/send data over the databus.

$\overline{IRQ}$  - This interrupt O/P line goes high when there is FIFO in RAM. The interrupt line goes low with each FIFO read operation.

$V_{SS}, V_{CC}$  - These are the ground and power supply lines for the circuit.

$SL_0 - SL_3$  : (Scan Lines) These lines are used to Scan the Keyboard matrix of display digits. These lines can be programmed as encoder or decoded using the mode control register.

$RLO-RL7$  (Return Lines) These are the input lines which are connected to one terminal of key while other terminal of key are


connected to the decoded scan lines. These are normally high. But pulled low when a key is pressed.

- Shift - the Status of the Shift I/P Line is stored along with each key code in FIFO in the Scanned Keyboard mode.
- Control - (CNTRL) / STROB STB Control / Strobe I/P mode. In the keyboard mode this line is used to control I/P and stored in FIFO on a key closure. The line is a Strobe line that enters the data into FIFO sum in the Strobed I/P mode.

Blank Display - This O/P Pin is used to blank the display during digit switching by a blanking command.

$OUT_{B_0 - B_3}$  - These are the output ports for external display refresh register & two  $16 \times 4$


### 8279



MP and 8279 are connected using the following pins: RD, WR, INT, CS, RESET, CLK.

To control Keyboard - we need to know the row & column of key the pressed key. Details about the key is stored in Sensor RAM (max 8 can be stored). If more than 8 is needed external memory is used.

- SHIFT & CNTL is used to know the status of keys & whenever a key is pressed Sensor RAM interrupt the microprocessor.
  - SL<sub>0</sub>-SL<sub>3</sub> (Scan Line): check the signals coming from keyboard and display periodically.  
Display (8 output) or (2 groups with 4 o/p)
  - 16x8 display RAM : 16 i/p and 8 o/p. Which port is using...? Such information is stored in it.  
Program can be written by program then control 8279 [using control word we can control]



## Skepperi motor



$$\text{Step angle} = \frac{360}{N_s N_n}$$

When input voltage is applied rotor rotates. At some point poles of stator and rotor becomes same and repels at  $180^\circ$ .

Anticlockwise 2-phase scheme = clockwise

$A_1$	$A_2$	$B_1$	$B_2$	$A_1$	$A_2$	$B_1$	$B_2$	$OA$
1	0	0	1	9	1	0	1	0
0	1	0	1	5	0	1	1	6
0	1	1	0	6	1	1	0	1
1	0	1	0	04	1	0	0	9

1. Simple Scheme
  2. 2-phase Scheme
  3. Flawed Stepping Scheme

Program :-

mov al, 80h	call 2000
out 2b, al	mov al, 06
mov bx, 32h	out 20, al
mov al, 0A <sup>10</sup>	call 2000
out 20, al	mov al, 05
	out 20, al


```

call 2000
mov al, 05
out 20, al
call 2000
mov al, 09
out 20, al
mov bx, 32
call 2000
dec bx
cmp bx, 00
jnc 3004
ret
mov al, 09
out 20, al
call 2000
mov al, 05
out 20, al
call 2000
dec bx
cmp bx, 00
jnc 1000
call 3000
HLT.



```

Digital to analog converter =

SAR → Successive Approximation Registers



1. Switch ON CLK. MSB of SAR = 1
2.  $Vin > Vref \rightarrow$  Set the MSB = 1
3.  $Vin < Vref \rightarrow$  Analog bit bit to Reset.



Program.

mov al, 80h

out 20, al

1005→ mov al, 00

out 20, al

mov al, OFF

out 20, al

call 2000

jmp 1005

2000: mov cx, 1000

dec cx


cmp cx, 00

jmp

RET



## 8257 [DMA Controller]



A.10

MP initialises the no: of bytes to transfer.

Count decrements during each transfer.

**DMA transfer** is a hardware control I/o transfer technique. It is mainly used for high speed data transfer b/w I/o and memory where the speed of the peripheral is generally faster than I/o.

- In program controlled I/o status/INTR driven I/o the speed of the transfer is slow mainly bcz instruction need to be decoded and then executed for the transfer.
- DMA transfer is slow independent and hence much faster a device known as the DMA controller (DMAC) is responsible for the DMA transfer.

### Sequence Of DMA Transfer.

- MP initializes the DMAC by giving the starting address and the no: of bytes to be transferred.
- An I/o device request the DMAC controller to perform DMA transfer through the DREQ line.
- The DMAC in turn send a request signal to the MP through the HOLD line.
- The MP finish the current m/c cycle and release the S/m bus. [disconnected]. It also acknowledges receiving the HOLD signal through HLDA.
- The DMAC acquires control of the S/m bus. The DMAC



- I/o device  $\rightarrow$  MP  $\rightarrow$  Memory  $\rightarrow$  location  $\rightarrow$  MP
- To speed up this process without accessing MP we use DMA
- I/o  $\xrightarrow{\text{Request}}$  DMA (to access)  $\rightarrow$  HOLD (MP).  
Initially HOLD=0 if request arrives HOLD=1
- This information is send to DMA through HLDA
- The DMA handle System bus.
- Now Bus is DMA
- When DMA gets the system bus control it informed  $\xrightarrow{\text{mask}} \text{to peripheral device}$ .  
Then peripheral device directly access memory.

Send the DMA acknowledgement signals and the DMA transfer begins

- 7 After every bytes is transferred the address register is incremented or decremented and the count register decremented
- 8 Discontinuous till the counter reaches zero (terminal count (TC)). Now DMA transfer is completed.
- 9 At the end of the transfer the S1m bus is released by the DMAC. Thus CPU takes control of the S1m bus and continues its operation.
- \* The DMAC does the DMA controller transfer through its channels. Minimum requirements each channel are
  - 1) address register (to store the starting address for the transfer)
  - 2) count register (to store the no. of bytes to be transferred)
  - 3) DREQ signal from the I/O devices
  - 4) D ACKNOWLEDGMENT signal to the I/O device.

IOR	I	to A7
IOW	O	A6
MEMR	R	A35
MEMW	W	A14
MARK		TC
READY		A3
HLD		A2
ADSTB	8257	A1
AEN		A0
HRQ		VCC
CS		D0
CLK		DRQ3
RESET		DRQ2
DACK2		DRQ1
DACK3		DRQ0


PIN DIAGRAM OF 8257

23/01/17

## 8257 [DMA Controller] And

### Features of 8257

- \* It has four channel which can be used of over four I/O devices
- \* Each channel has 16 bit address and 14 bit counter
- \* Each channel can transfer data upto 64 KB.
- \* Each channel can be programmed independently
- \* It performs read transfer write transfer and verify transfer operations. It generate mark signal to the peripheral device that 128 bytes have been transferred.
- \* It requires a single pulse clock.
- \* Its frequency changes from 250Hz - 3MHz
- \* It operates in two mode i.e master & slave mode.



# INTERFACING 8259 WITH 8086

