

8086 MICROPROCESSOR.






- lag register X - foxfuture Use. fields Z -> hero flag. Corry Pagery 1) Condition codes (CY, P, AC, Z, S, 6) 2, Machine control (DIIT) > P is set if the lower byte has even no of ones in Accomulator. AC + Acuilary (cary. > To will be set if the all the bills of Accumulata is zero. >> Hachène (ont xol =) D - Direction flag. If It is zevo a stoing will be processed from lower to aigher address -) If the value is 1 a string will be processed from higher to lower address maskable interrupt can be set by the CPU


=) I + Interrupt flag. '- If It is Set (1) the maskable interrupt can be set by the CPU maskable interrupt (1) the CPU maskable (Type a interrupt)

If it is not set nonmaskable interrupt set by the CPU.

The CPU.

Single Step execution mode. Type I interrupt.





Poloten registers · todesc IP > 10 struction Pointer BP - Base pointer / charge in offset we use it SP - Stack pointer Index register. SI -> Dance address DI - Destination address AP along with cs gives the address) lostruction 6 byte queue. Will Pre-letching+ -120 bit generating mechanism in address merbanisma Conversion time required forexecution of 2 Instraction without pipe lines Pipe Ining K-time saved -> ... Feith decode, Ecacule 1st instruction then In sequential, fi DI 61 instruction. Phase CONTROL OF COOK BRITISH feich instructions. BIU £2 Over lapping Decode & execute Phase EDO! In Stroctions E3 with in 3 eycle we can esecute 1.10struction required 1 1 Time for execution of , & instruction with! instructions. 1 pipelining of a Dolar should

DEN - Data enable.

Address latch enable

Scanned by CamScanner

INTA - Interrupt Ackinowledge.

- -> 20 bit Address and 16 bit data
- -> Multipleacting the Address line and Datar lines

 ADO (pin -16) to (A14 (DIN-2)
- So. Status bit. / Information about the which segment currently used.
 - > Status bit boultiplexing with #16, A17, A18,
 - -) BHE Used for who the data take from the Which partition of the memory
 - 8086 Hieroprocessor 1s. 16 bit cpo in 3'chock rates 5,8,10 MH3 Packaged in to a 140 pin or. (Dual in line packaging).
 - > 8086 signals are classified into 3 groups

 1. Signals balting common for to
 - a. Signal: having funs in minimum (single processor)
 - 3. Signal having suns in moximum (multiprocessor)
 mode
 - 1. Signal description which are common for minimum & maximum mode.
 - a) AD 15 ADo: Time multipleared memory.

 No and Data lines:
 - . Address remains at line during Testate
 - inhile data is available on data bus.
 during T2, T3. & Tw (state for waiting, time)

 & T4 State

2. A19/86
A16/85
A17/S4 blot std at bin suches the party
A16/S3 to an and sample of the sample of
. The malliplese address & Status lines duoing
Ti these lines have memory Address.
· During 1/0 operations these lines have low volucion.
From state as to the these lines have status
Information.
S6 -> Always low
Sa Status at inversion temple flag Bit
S5 - Status of interrupt enable flag Bit It is updated at the beginning of each clock cyc
S4/53 > Indicate the segment register currently
being used
being used
Sy Sa Meaning
o Fotra segment
o la fin Stack segment .
code segment /pont
varand that and mora of Data segment of the
· Address bits are seperated Status bit using
ALF. monds and chiefly resistances to make of
3. BHE/St (Bus high enable / Status)
BHE Signal is used to indicate transfer of
data over higher order data bus (D15-08).
It is need to derive thin select not odd
It is used to derive chip select of odd

address memory bank or peripherals.

It has Status information.

low during T, and during Ta, Ta, T4

BHE Ao indication (Hemory, organiz O Whold word oution), O upper byterfrom or to address I comer byte from or to ever address home.

4 (RD) RD (Read)

Read signal on low indicates periphéral that process is performing a memory or 1/0 operation.

RD is active low and shows the state. for ta, T3, Tw of any read Syste.

- 5. Ready: This active high signal is an acknowledge that they have completed that they have completed their data transfer.
- Sample during last clock cigle of each instruction to determine availability of a request of any interrupt request is pending process enters signal acknowledgement cigale.
 - · Can be internally masked by Resetting Westing
- TEST: This 1/p is examine by a wait instruction.

 Instruction:

 If test goes low execution will continue else processor will remain an Ideal state.

 8. NMT (Non maskable interrupt): (level triggered)

 Edge triggered yp which process Tyles interrupt.

Scanned by CamScanner

- · A transition from low to high initiates the interrupt respond to the current instruction.
- · It is not makable by Software
 - 9. RESET: This I/P Causes the processor to:
 terminate current activity of start execution
 from FFFOH.

Signal must be active bigo for atleast 4 clock cycle

O. CLK: clock. Up provides basic time for process
operation or
bus Control activity.

It is an asymmetric square wave with 35% of duty cycle.

- Il VCC :- +5 volt power supply.
- 12 GIND :- Ground Internal circuitary
- MN/HX: It indicates whether It is minimum mode o-Max

PINS FOR HINIMON HODE OPERATION

1. M/Io :- Specify memory operation.

m.o _ memory operation

To -1 - 1/0 operation.

INTA :- Activ low > 10 terrupt Acknowledgement

ALF :- Check whether it have activate address

DT/E!- bigh - transmit data low - Receive data. DEN :- Data enable: Data coorive in clota

line.

Hemory/10 organization

page no: 14

HOLD/:- Hold the bas.

HLDA is for bold acknowledgment

WR :- Indicate write operation.


PINS FOR HAXIMUM MODE OPERATION


		E14
J. Sz	5, 3	Indication -
H59 30	0 0	
0	0 1	Read 1/0 Port
0	1 0	write I/O Port
0		Halt of the second
	0 0	code Access
ľ	0 1	Read memory
l	1 0	White memorg
1	1 1	Passive in it
2. Lock	% Active	low, locking the bus.
19.01	3	It a Of Assa on & of the Quell
3. Qs,		nows the Status of the Queel.
Qs().	Q50	Indication
0 44	0	No operation
0		No operations First byte of opcode from queue.
2646	O	Empty avene
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

Subsequent byte from Queue


4. Ra /GiTo (baring bigh poiority). RQ/GIT, :- Bus Request & Bus grand confe 4 INTA Reset Clk MRDC Š, RDY geogrator MWTC > IORC Reset Clk Roy 8288 S Bos controller > 10WC CSE RAM RDY Reset Clk DEN DIA CSO RAM CSE ROM CSO ROH Ao CS 8086 BHE 10 AD - AD15 A18/53-A19/56 ADO-AD19 datches 2013 Qi MN/MX 74373 6 Dava x; buffers DIR 74245 CSO LORC CSO CSe RAM ROM 10 RD WR ŌE WR MUTC IONC Do - D15


512 KB, 512 KB. 8086 have not memory. It partition in to two 2. odd Address bank even Address bank. BHE = 0 $A_0 = 0$ Even address odd Address bank 8086 we word system Higher Lower byte Physical memory organization. 98 bit in oddbank 16 bit split in to two →8 bit in Even bank even address in word Stouring entire word Read bank in memory egcle. Stool from odd bank then we need too memory Cycle. BHE & Ao Controls the odd & even bant,





Scanned by CamScanner





16-Aig - low when we perform vo operation. Vo space have \$4 kB.

Ao-A7 -> Pass lower byte

A8-A15 -> pass Upper byte

Dx -> Store Vo Address destination Address in It.

Vo operation (16 bit transfer)

Made sello

Marin Ballon M. En Delles : 16.11