Microcontroller

- · Microprocessor is heart of competer
- · Memory, 10 components to be externally connected
- : cost is high
- . Power consumption is high power consumption is less
- · Follows Von-Neumann architecture

both Instructions & data are in the same Location)

- · Less registers, more memory operations.
- · Application: Used in Pc

- · Microcontroller is heart or embedded systems.
- · Built on chip
- · cost is less
- · Follows hard harward architecture
- · Many registers.
- · Used in specific applications Remote, fax.

Types of Microcontrollers

Mc's are classified based on:

- Internal bus width
- Embedded microcontroller
- Instruction set
- -memory arehitecture
- Packaging
- Family.

1) Internal Gus width

- Internal bous width of an Mcu clefines no of bits it can transfer at a time.
- It can be 8 bit, 16 bit or 3a bit 8 bit : Intel 8031, Intel 8051, PIC 1X

```
16 bit MC- Intel 8096, PIC 2x
  32 bit MC - Intel 251 family, pic 32
inembedded microcontroller
- embedded lextended
iii) Instruction set
        - RISE - (Reduced instruction
        - elsc (complex instruction set
                          core
       - CISC with RISC
 iv) Memory architecture
       - Von neumann Prichitecture/Prisaceton
                                        Architecture
       - Harward
 v) packaging
       - 10 chip and same sooned 3
       - VLSI Core
 vi) Family
                Intel,
                philips,
                 ATMEL, Siemens, dallas
 8051
 Motorola
 PIC
 Hittachi
 Texas
 ARM
```

CRITERIA FOR CHOOSING A MICROCONTROLLER

1. Perform task efficiently & cost effectively.

Decide 8 bit, 16 bit, 32 bit microcontroller can best handle the computing needs of task.

aspeed

b) packaging

9 power consumption

&d) Amount of RAM, ROM on Chip

e) Number of 1/0 pins and times on chip

f) thow easy is to apprade to higher performance or lower power-conscimption versions.

Dost per unit.

a How easy it is to develop pround around it

- availability of assembles, debugger, cocle efficient c language compiler, emulator, technical support.

in future.

SELECTION OF A MC

Features taken into consideration while selecting a MCU

*8 bit, 16 bit or 32 bit ALU

*power dissipation permissible (max limit) clock speed (lowest limit).


* RISC/CISC/RISC core with CISC instruction set.

required total external and internal memory upto or more.

* DMA controller requirement.

pin diagre

* Cache memory management unit requirement. *Intensive constructions at a fast rate requirement. Additional * cost cuben single chip/Mcv interfaces to circuit with some features externally added. + Major building How blocks their cost and quailability. * Major building blocks of software, cost and availability, and required H/w-S/w tradeoff. + Ease of integration. * Availability of design team expertise. * Availability and cost of development swf H/w tools. * Ease and availability of testing and bodebugging facilities, + Ease and Reliable availability of McU, development tools and building blacks for the \$5/w. Characteristics & Resources of a MC The vagious on Chip resources are & 1. Basic processing unit, internal buses, interrupt bandler. 2.00-Chip paggram memory (2 EPROM) Flash) 3 On Chip RAM DIM 4. Interfacing capability to external program memory. 5. Interfacing Capability to external data memory. 6.10 ports. Bidinectional trop-actionic 7. On-Chip registers 130 store civilage daraj 8. Secial Function Registers. Thousand 9. OART Universal Asynchronous Received foors mitter bit transfer 10. Serial Asynchronous 11. Times s/Counters. 12. Pulse width Modulator (pwm) 13. On-Chip ADC -maleg to Ngual conve



Scanned by CamScanner

		_		-	1 3		
	P1.0 -	1		40-	- Vac	DOV YOU	
	P1-1 -	2		39	+ Porc	(ADO)	
	P12 -	- 3		38	- PO-1	(AD)	*
PORT 1	P1-3 -	- 4				2 (AD2)	2%
IONII	P14 -	5					PORTO
Potos agos	P1.5 -	6		35 -	- PO.4	(AD4)	Extended
10	PIG -	7		34 -		(ADS)	ATO ETO
	PH-	8		33 —	- Po.6	(AD6)	10400
	RST	9		32	P0.7	(AD))
(RXD)	P30 -	- 10	8051	31 -	- EA		
(TXD)	P31 -	11		2 0 011	- ALE	SCO	
(INTO	P3.2 -	12/			- PSEN		
	P3.3 -	- 13		28	- Pa. 7	(A 15)	
(To)	P3'4	- 14		27	- Pa.6	(A14)	K 441 3 -
(T)	P3.5	- 15		26 -	- P2.5	(A13)	
(WR)	P3.6 -	- 16		25	- P24	(A 12)	PORT2
(RD)	P37	- 17		24	- Pa.3	(A11)	axtend
	XTAL2			23	— Pa-a	(A10)	Si colsi-
0	(TALI	- 19	1	22	- Pail	(A9)	
	Vss -	- 20		21		(A8)/	
	(GIND)			A SIL			

Main Features of 8051

OR

Feature	8051
* Rom Con-Chip pgm	4KB
space in bytes) * RAM(byes)	128
* Time + s	2
V- Dive (four)	32
* Serial port	
* Interrupt sources	6

Pott

- -8051 is a DIP IC with 40 pins dedicated for various functions such as 10, RD, WR, address data and interrupts.
- 8001 processing unit has
 - * Control and sequencing unit ckt.
 - * Oscillator for generating clock.
 - * Reset cht.
- 8051 Contains embedded from in Rom (4 KB)
 - +8051 can work in single made (internal devices & chts) and Expanded mode (address and data bus signals)
 - Each program needs temporary variables.

*128 B RAM (with reg. banks 0,1,2,3)

* special function Registers (SFRs):

PSW, A, B, IE, IP, SCON, TCON, SMOD, SSSBUF, PCON, TLO, THO, TLI, THI, PO, PI, P2, P3, SP

- Stack pointed by a special register stack Pointer (SP-8 bit)
- Pragram Counter (PC)

* Lower byte at bus Ao-Aq/data bus Do-Dq:

Expanded made (porto: single,

* Higher byte at bus As-A15:

Expanded made (port 2: single made)

- Data Pointer (DPTR)
 - * To access data from external memory.

 * Lower byte (DPL) babe byte (DPH)
- -10 devices connection through ports: Port 0,1,2,3
- Interrupts
 - * Tooo external pins INTO and INTI
 - * Interrupt control circuit.
 - * Two SFRs IP (Interrupt priority) and IE (Interrupt enable).
- -serial Interface
- -Too programmable timers/event counters for

USE of Subunits and Signals

PC - program counter

16 bit address pointer PC holds program memory address of instruction currently being fetched. Pc consists of a bytes pc+(higher) and PCL (Lower).

DPTR-Data Pointer

INT. POPULE PRINCIPLE PRINCIPLE

16 bit address pointer, it holds external data memory address of data being currently fetched DPTR consists of DPH (higher) & DPL (lower).

A- Accumulator

and accumulates final result in A.

B-B negister

& bit register, saves second operand for ALU, accumulates part of result.

ALU-Bottometica Logic

unit performing authornetic flogic operations.

PSW-Processor Status word

8 bit register to save status & status bits.

Po-Port o

8 bit port for 10 in single mode foldata bus/ lower order address signals ADO-ADy in expanded mode.

Pa - Port 2

8 bit port for 1/0 in single mode & higher order address signals ADS-ADIS in expanded mode.

PI-Port 1

8 bit Port for Vo in single mode.

P3- Port 3

8 bit port for 100 in single modefused for serial interface (SI) signals, times Tof T, inputs, interrupts interrupts interrupts, sending RD & will signals for memory read & write in expanded made

51 - Sevial Interface device

serial 10 10 operations. 2 modes:

- Full duplex (Input and output at an instance)
- half duplex (input and output at an instance) synchronous communication.
 - a pins of P3: RXD, TXD a pins of P3: DATA & CLOCK.

Toft, - Timers To and T,

Timing devices; it has 4 registers THI, THO, TLO.

SFR-special Function Registers

SP, PSW, A, B, IE, IP, PO, PI, PZ, PZ, SCON, TCON, SMOD, SBUF, PCON, TLO, THO, TLI, THI

ROM - Read only Program memory

Masked ROM, EPROM, Flash EEPROM of 4kb, internally connects to PC bes of Re bits; Address is by 0x0000 f 0x0FFF.

Internal RAM-Internal Random Access Memory

RAM is 128 Bytes for read and write, indirectly and directly addressable; Address blw ox our ox 7 F

Register Banks - Focus set of registers

4 registers banks each of 8 registers; part of internal RAM.

XTALIF XTAL2 - Pins to crystal

Plas to crystal oscillator ckt; & MH3 crystal in

EA - External Enable

To enable use of external memory addresses.

RST-Reset pin

Reset ckt input; let processor reset and synchronize with external peripheral devices.

INTO . INT, - Interrupt pins

Two External interrupts, Actri Active from low.

Vac (Vda) & Vss - Voltage Supply Pin & Ground Pin

VCC-5V supply & Vss- Ground connections.

PSEN - Paggaro store Enable

Activates for reading external pan memory byte.

RD - Read

Activates for reading a byte from external program memory byte.

WR - Read

Activates for waiting a byte to external program memory byte.

Special Function Registers in 8051 - The 128 KB internal RAM is divided into: * General purpose registers (used for any purpose) * Bit Addressable registers. (Acress data by bit wise) * Register Banks - special for registers are used to pam and control different hardware peripherals like Timers, Berial port, 110 ports etc. GERMAN CAMPA FFH 80 General purpose registers 30 H &FH 16 Bit-Addressable Registers 20 H IFH R7 BONKS Ro 18H 17 H RF BANK 2 10 H Ro E bits -> littled by nice OFH RA BANK 1 Ro 084 OFA RA BANKO > stack OOH RO lower 128B (00H-7FH) (direct and indirect Addressing)

Special Function Registers

mg7

1. CPU math Registers - n,B a.program status word - psw

3 pointer Registers - DPTR (DPH, DPL) SP , PC

4.10 port registers - Po, P1, Pa, P3

5. peripheral control Registers

1. Pron (power Control)

2. SCON (Serial Control)

3. TCON (Times Control) -4. TMOP

5. IE (Interrupt enable)

6. IP (Interrupt Priority)

6. Peripheral Data Registers

1. SBUF (serial Data Buffer)

2. TLO/THO (Timer o Low/High)

3. TLI/THI (Timer I LOW/HIGH)

1. Math Registers

D-Accumulator

B- B registee


A

· general purpose register

B

- · Multiplication & division can be performed only upon no s stored in nfB
- . Imporary stonage

a. Program Ste	were word	8 bit no	gister	
The PSW to TE	status each	06.45	relatively	1 40 -11-
				bits mad-
reflect the cu	went state	of The	e cpo	
	- 100 100			
CY AC A	-0 RSI RS	00101	FI	P
cy - psw - 7 - 1	carry Flag	- G-201	used on ->	n' actor
AC - PSW.6 -				
1)6 - 130-10	- Taxinoig col	,	nipple to	50 bt
FO - PSW.5 -	Hago avail	lable to	the user	10 /E
FO - PS W.5 -	General pur	pose	64	
RS1 - PSW.4 -				7-togane
RSO-PSW.3_	Register Bar	nk selec	tor bit o	Solds
BV - Ps w. 2 -	- muer flow f	tag. Ove	el 8 bits	banks
				to de la constant de
F, -BW.1 -	- User define	261e -100	ig. Charles	y blank
	- Parity flag	tt lar	ed 1	
	Set/cleared			
and the second of the	instruction cy	icle to	indicate	an odd/
	even numb	ier of	1 bits in	the
	accumulator	· .	212	son box
with RSI SRSO bi	ts we can sele	ch the co	respong	neg-ibanc
RS, RSO	Register	Bank	nddres	S -
plues 0 0	0	Color and	00 H-	
PSIDIS 0	1		08H-	OF H
1 0	2		104-1	
, ,	3	1000	184-	IF H
		13 1		



- Pron, Tron, scon, Troop, 1E, 1P

Pron (pesipheral/power Control)

SMOD - - GIF, GIFO PD IDL

then 1st preference aces to PD.

- IDL Idle mode: cut the clock to the Coup provide to the timer.
- po- Power madown mode: It control the power
- -OIF, & OIFO: User defined fields.
- The black spaces for feature mades, Normally it gives the value o'.
- Smot Senial mode: Double data orate

If it is 1, then the band rate in the social mode becames double.

Band rate - No. of bits transfer in I second.

TON (Timer Control/Counter control Register)

TF1 TR1 TF0 TR0 IE, IT, IE0 ITO

- TFO & TF, - Timer overflow

TFO - Set 1, the overflow in timer To TFI - Set 1, the overflow in timer TI

- TR-Enables timer Ti
- TRO-Enables timer To
- It, its external interrupt 1 flag, This is set by bardware interrupt & cleared cober that interrupt is processed.

JEO-Its external interrupt o flag, this is set by

1,

ort

hardware interrupt & cleared when that interrupt is processed. ITI, -Interrupt I type control bit set & cleared by sho 170- Interrupt ortype control bit sert creased by 5/4. TMOD (Times Mode) Timero Times 1 GIPTE 1 GT, MI MO GIPTED GTO MI MO Description Made MI Mo 13 bit bigber-8 bit lower 35 bit 16 bit timer/countdo-64 K) & bit AutoReload time? Split mode It split higher hardflower GIATE 1 - When gate 1=1, time 11 operates only if the particular interrupt (INTD bit is Setie Pasis set! GIATEO-Whengateo=1, timero operates only it the particular interrupt (INTO bit 15 set ie, 13.2 15 set. 9768 C/TI-It selects the source of pulse to be counted. C/T, = 1, Ti(P3.5 (In Counter mode) = 0, it will be taking from oscillator (in timed mode) C/TO = 1, To (P3.4) (In Coupra mode) =0, it coil be taking from oscillator (in 41ma made) MO& MI PLEASE SERVICE TO SECURITY TO torrespond to the season

SCON (Sesial Control) Bogothur

EMA	SMI	SM2	REN	TB8	RB8	TI	RI
-----	-----	-----	-----	-----	-----	----	----

SM	SMo		Description
0			a bit shift register
0	1	1	8 bit UPRT
1	0	2	a bit UPRT Their bound wate will
1	1	3	9 bit UART be directed.

- * SMOFSM, H indicates serial but mode select
- * SM2 18 it is 1, it indicates mutt processor communication
 - 18 it is o, it indicates single processor Communication.
- + REN Reception Enable bit

when REN = 1, Then the data is enable.

It is ready for take the data from Serial port.

\$9138: SBUF (8 bit) - Serial buffer

1> It treeps the additional bit In Transmission

4 8 bit SBUF+1 bit

TB8 - transmitter RB8-neception

+TI -transmitter interrupt

+ RI - receiver interrupt.


IE (Interrupt Enable)


- EA = 1, only the interrupt is enabled.

 EA = 0, does not consider the other interrupts.
- ET2 Interrupt of Timer T2
- ES Enable serial port
- EXI Enable interacept from pin INTI (external lolony
- ET, Enable Interrupt of Timer To
- ETO- Enable Interrupt of Timer To
- Exo-Enable interrupt ofrom pin INTo.

- The patority from LS.B ie, to most patority for the LSB. (PXO) - INTO


mir all market of the





Interfacing of external memory (both pgm & Data Man)

22/8/19



Po-Pass lower bit address (ADO-ADA)
Pa-Pass higher bit address (A8-A15)
lateb (8 bit) - seperate data & address.

- 1st Check EA
- Then enable PSEN (program Store enable)
- Both EA4 PSEN must be enable then Read & waite the datas into memory.
- In ADO-ADT,
 - ALE=0, the Channel bas & bit data
 - -ALE=01, the channel has 8 bit lower address.