

Module: 6

22/8/19

Addressing Modes of 8051

→ The way for fetch operand
(find the address of operand)

1. Immediate
2. Register Direct
3. Direct
4. Register Indirect
5. Indexed

1. Immediate

Mov A, #65H

→ Source
→ Destination

the data move to A

Mov dptr, #4100H

→ Address

→ dptr points to external memory

2. Register Direct

Mov A, R1

{ Mov R1, R2 is not possible
doesn't support a general purposes }

3. Direct

Mov A, 03H

Mov 03H, A

→ Address of Register 3 in Bank 0

4. Register Indirect

→ to indicate indirect

Mov A, @R0

Mov A, @R1

Mov A, @dptr ^{taking data from ext. mem}

→ It doesnot support R₂ - R₇, Only R₀ & R₁

5. Indexed

Mov A, @A+dptr ^{offset} (Content of ~~the~~ data from offset & external)

Mov A, @A+PC

↓
Move the code

Instruction set of 8051

- i) Data transfer
- ii) Arithmetic
- iii) Logical
- iv) Bitwise Manipulation
- v) Program branching.

i) Data transfer: Non of the flags are affected

• Mov

It can be use in the following forms:

1) Register A as destination

Mov A, #25H

Mov A, R₆

Mov A, 30H

Mov A, @R₀

2) Register A as source

Mov R₁, A

Mov 31H, A

Mov @R₁, A

3) R_n as destination ($R_n \rightarrow R_0 - R_7$)

Mov R_n, A

Mov $R_n, \#25H$

Mov $R_n, 03H$

~~Mov R_1, R_2~~
Register with reg.
is not possible

4) Direct address as destination

Mov $05H, 02H$

Mov $05H, \#d5H$

All are possible

(Address, Register, immediate,
accumulator, reg. indirect)

5) Indirect address as destination

Mov $@R_1, \#25H$

→ direct address

Mov $@R_0, A$

→ Accumulator

Mov $P3.4, C$

→ carry

→ Port 3. 4th pin

6) Mov DPTR, #16 bit value

Eg: Move $dptr, \#4100H$

• Movc - Move code

This opcode means move a code byte. i.e. it moves the byte of data loaded in program code (ROM) into register A.

Movc $A, @A + DPTR$

Movc $A, @A + PC$

• Movx - Move to external

Movx $A, @dptr$

Movx $@DPTR, A$

(starting at page 1)
16 bit

Movx $A, @R_1$

Movx $@R_1, A$

8 bit

- PUSH direct → PUSH direct address

General form: PUSH EOH

EOH → Address of Accumulator

SP = SP + 1

[SP] ← A

PUSH 03H ; Reg 3 of Bank 0.

- POP direct

General form: POP EOH

~~SP = SP + 1~~ A ← [SP]

SP = SP - 1

POP 03H

- XCH (Exchange) XCHD: Exchange digits.

XCH A, R4 XCH A, 30H XCH A, @R1

XCHD A, @R1 → Exchange the lower nibble in A & lower nibble in R1

ii) ARITHMETIC INSTRUCTIONS

Flags affected are

A = 1101 1000
@R1 = 1000 1100

- ADD OV, AC, CY, & P flags will be set.

ADD A, #45H

ADD A, R3 ADD A, 30H

ADD A, @R1

- ADDC - ADD with Carry - Except parity all the flags will be set. (CY = 0)

ADDC A, #0F2H

A + 0F2H + CY

- SUB B - Subtract with borrow (Carry = borrow) → Except parity.

SUB B A, #25H

A - 25H - CY

- INC - Increment

INC A

INC DPTR

Non of the flags are set

- DEC - Decrement

DEC A

~~DEC DPTR~~

- MUL AB - Result BA → lower

upper

→ OV is set if result > FF & CY will be clear

- DIV AB A → Qu. & B - Remainder → OV is set if B is 0.

- DA - Decimal-adjust accumulator after addition.

Carry will be set

27/08/19 LOGICAL INSTRUCTIONS

- ANL (Logical AND) - Non of the flags are affected
- ANL dest, source (Result will be on destination)

Eg: ANL A, #09H

ANL C, /P3.2

(Logical AND operation with C and complement of P3.2)

ANL A, R1

ANL A, 30H

Eg:
$$\begin{array}{r} 0011\ 1001 \\ 0000\ 1001 \\ \hline 0000\ 1001 \\ \hline 09 \end{array}$$

- ORL (Logical OR) - Non of the flags

- ORL A, #39H

- XRL (Logical XOR) - Non of the flags

- XRL A, #39H

- CLR (clear) - Non of the flags will be affected

- CLR A, Clear A

Application: Before do SUBB Eg: A 1100 0001

- CPL (Complement) - Non of the flags

CPL A

CPL A
$$\begin{array}{r} 1100\ 0001 \\ \hline 0011\ 1110 \end{array}$$


- RL (Rotate Left)

Mov A, #69H

Eg: A = 0101 1001
$$\begin{array}{r} 0101\ 1001 \\ \hline 1011\ 0010 \end{array}$$

- RLC (Rotate left with carry)

- RLC A



- RR (Rotate Right)


RR A

- RRC (Rotate Right with carry)

RRC A

- SWAP

SWAP A



swaps the upper nibble and lower nibble.

iv) BITWISE MANIPULATION (Boolean Variable Mani)

- CLR (clear)

CLR C

- SET B (set a particular bit)

SETB P3.0 (Px0)

SETB P50.4 P51

SETB P50.3 RS0

• CPL

• ANL

• ORL

• MOV

- JC (Jump on Carry)

• JC target address

If there is carry it jump to target address

• JNC (Jump on No carry)

→ If there is no carry, jump to target address.

JNC target address.

• JB (Jump on bit)

Jump, if a bit is set.

JB bit, target address.

↓
if it is set then jump to this.

JB P3.2, loop

• JBC ~~Jump~~

Jump if a bit is set then clear it.

JBC P3.2, loop

• JNB

Jump if a bit is not set.

JNB P3.2, loop

v) Program Branching

• CJNE (Compare and jump if not equal)

CJNE destination, source, target

CJNE A, #99, BACK

↳ It jumps to BACK, if A & #99 is not same. When it is same then it will stop.

• DJNZ (Decrement & jump if not equal to zero)

• DJNZ byte target

If the byte is ~~not~~ not zero, then decrement it by '1' and jump to target. When byte will become zero, it will stop.

Eg:

DJNZ R3, here

DJNZ R2, Back

• NOP (No Operation)

- For making delay in program.

- Increase the delay.

• ACALL (Absolute call)

ACALL 11 bit address

- It can call upto 8K bytes memory address (PC)

• LCALL (Long call)

LCALL 16 bit address

- It can move further

- It can call upto 64K bytes of ROM.

• RET (Return)

- Return from call

• RETI

- Return from interrupt

• AJMP (Absolute jump)

AJMP target

• LJMP (Long jump)

LJMP target

unconditional jump

- SJMP (short jump) — Unconditional jump

SJMP target

- JMP (jump)

JMP target — without any condition

~~JMP @ADPTR~~

- JZ

JZ target

— jump if A is zero

- JNZ

JNZ target

— Jump if Register A is not zero.