

## Module : 5

Microprocessor is an integrated chip with central processing unit.

- It contains no RAM, ROM, I/O ports on the chip.


Eg: Intel x86 family, Motorola 680x0, Intel 4004.

Microcontroller is a microcomputer with few application specific devices on a single chip or VLSI core.


Eg: TMS 1000 Gary Boone & Michael Cochran of Texas Instruments

4 bit MC

Intel 8051 (8 bit MC)



Microprocessor based System



Microcontroller

- Microprocessor is heart of computer

- Memory, IO components to be externally connected

- Cost is high

- Power consumption is high

- Follows Von-Neumann architecture

both instructions & data are in the same location)

- Less registers, more memory operations.

- Application:

Used in PC

- Microcontroller is heart of embedded systems.

- Built on chip

- Cost is less

- Power consumption is less

- Follows ~~hard~~ Harvard architecture

- Many registers.

- Used in specific applications: remote, fax,

## Types of Microcontrollers

MC's are classified based on:

- Internal bus width

- Embedded microcontroller

- Instruction set

- Memory architecture

- Packaging

- Family.

### i) Internal Bus Width

- Internal bus width of an MCU defines no. of bits it can transfer at a time.

- It can be 8 bit, 16 bit or 32 bit

8 bit<sub>MC</sub>: Intel 8031, Intel 8051, PIC 1x (Series)



16 bit MC - Intel 8096, PIC 2x

32 bit MC - Intel 251 family, PIC 3x

## ii) Embedded microcontroller

- embedded / extended

## iii) Instruction set

- RISC (Reduced instruction set)
- CISC (complex instruction set)
- CISC with RISC core

## iv) Memory architecture

- Von neumann Architecture / Princeton Architecture
- Harvard

## v) Packaging

- IC chip
- VLSI core

## vi) Family

8051 ———— } Intel,  
philips,  
ATMEL, Siemens, Dallas

Motorola

PIC

Hittachi

Texas

ARM

## CRITERIA FOR CHOOSING A MICROCONTROLLER

1. Perform task efficiently & cost effectively.

Decide 8 bit, 16 bit, 32 bit microcontroller can best handle the computing needs of task.

a) speed

b) packaging

c) power consumption

d) Amount of RAM, ROM on chip

e) Number of I/O pins and timer on chip

f) How easy is to upgrade to higher performance or lower power-consumption versions.

g) Cost per unit.

2. How easy it is to develop around it.

- availability of assembler, debugger, code efficient C language compiler, emulator, technical support.

3. Ready availability in needed quantities both now and in future.

## SELECTION OF A MC

Features taken into consideration while selecting a MCU

\* 8 bit, 16 bit or 32 bit ALU

\* power dissipation permissible (max limit) clock speed (lowest limit).

\* RISC/CISC/RISC core with CISC instruction set.

\* program storage architecture - Harvard or Princeton and required total external and internal memory upto or more.

\* DMA Controller requirement.



- \* Cache memory management unit requirement.
- \* Intensive ~~const~~ computations at a fast rate requirement.

### Additional

- \* Cost when single chip/MCU interfaces to circuit with some features externally added.
- \* Major building h/w blocks their cost and availability.
- \* Major building blocks of software, cost and availability, and required h/w-s/w tradeoff.
- \* Ease of integration.
- \* Availability of design team expertise.
- \* Availability and cost of development s/w & h/w tools.
- \* Ease and availability of testing and debugging facilities.
- \* Ease and reliable availability of MCU, development tools and building blocks for h/w & s/w.

### Characteristics & Resources of a MC

The various on chip resources are :


1. Basic processing unit, internal buses, interrupt handler.
2. On-chip program memory (EEPROM, Flash).
3. On-chip RAM
4. Interfacing capability to external program memory.
5. Interfacing capability to external data memory.
6. 10 ports. Bidirectional transaction.
7. On-chip registers. Store analogue data. Set it 4 bytes.
8. Special Function Registers. Timer, etc.
9. UART Universal Asynchronous Receiver Transmitter. bit transfer.
10. Serial asynchronous.
11. Timers/Counters.
12. Pulse width Modulator (PWM).
13. On-chip ADC analog to digital converter.



14. Watchdog Timer Range  $\rightarrow$  Self check mode up
15. Bitwise manipulation capability.
16. power down mode
17. Real time clock.


8 slides

## ARCHITECTURE OF 8051





## 8051 PIN DIAGRAM



### Main Features of 8051

Feature	8051
* ROM (on-chip program space in bytes)	4KB
* RAM (bytes)	128
* Timers	2
* I/O Pins (four Ports)	32
* Serial port	1
* Interrupt sources	6

- 8051 is a DIP IC with 40 pins dedicated for various functions such as I/O, RD, WR, address, data and interrupts.
- 8051 processing unit has
  - \* Control and sequencing unit ckt.
  - \* Oscillator for generating clock.
  - \* Reset ckt.
- 8051 contains embedded program in ROM (4 KB)
  - \* 8051 can work in single mode (internal devices & cmts) and Expanded mode (address and data bus signals)
- Each program needs temporary variables.
  - \* 128 B RAM (with reg. banks 0, 1, 2, 3)
  - \* Special Function Registers (SFRs):  
 PSW, A, B, IE, IP, SCON, TCON, SMOD,  
~~SS~~ SBUF, PCON, TLO, TH0, TL1, TH1, P0, P1, P2, P3, SP
- Stack pointed by a special register Stack Pointer (SP - 8 bit)
- Program Counter (PC)
  - \* Lower byte at bus A<sub>0</sub>-A<sub>7</sub> / data bus D<sub>0</sub>-D<sub>7</sub>:  
 Expanded mode (port 0: single mode)
  - \* Higher byte at bus A<sub>8</sub>-A<sub>15</sub>:  
 Expanded mode (port 2: single mode)



- Data Pointer (DPTR)

\* To access data from external memory.

\* Lower byte (DPL) higher byte (DPH)

- 10 devices connection through ports: Port 0, 1, 2, 3

- Interrupts

\* Two external pins  $INT_0$  and  $INT_1$

\* Interrupt control circuit.

\* Two SFRs IP (Interrupt priority) and

IE (Interrupt enable).

- Serial Interface

- Two programmable timers/event counters for real

## USE of Subunits and Signals

### PC - program Counter

16 bit address pointer PC holds program memory address of instruction currently being fetched. PC consists of 2 bytes  $PC_{H}$  (higher) and  $PC_{L}$  (lower).

### DPTR - Data Pointer

16 bit address pointer, it holds external data memory address of data being currently fetched. DPTR consists of  $DP_{H}$  (higher) &  $DP_{L}$  (lower).



### A - Accumulator

8 bit register, saves an operand for ALU ops and accumulates final result in A.

### B - B register

8 bit register, saves second operand for ALU, accumulates part of result.

### ALU - Arithmetic & Logic

Unit performing arithmetic & logic operations.

### PSW - Processor status word

8 bit register to save status & status bits.

### P0 - Port 0

8 bit port for  $\text{I/O}$  in single mode & data bus / lower order address signals  $\text{AD}_0 - \text{AD}_7$  in expanded mode.

### P2 - Port 2

8 bit port for  $\text{I/O}$  in single mode & higher order address signals  $\text{AD}_8 - \text{AD}_{15}$  in expanded mode.

### P1 - Port 1

8 bit Port for  $\text{I/O}$  in single mode.

### P3 - Port 3

8 bit port for  $\text{I/O}$  in single mode & used for serial interface (SI) signals, timer  $\text{T}_0$  &  $\text{T}_1$  inputs, interrupts  $\text{INT}_0$  and  $\text{INT}_1$  inputs, sending  $\text{RD}$  &  $\text{WR}$  signals for memory read & write in expanded mode.



## 51 - Serial Interface device

Serial ~~to~~ 10 operations. 2 modes:

- Full duplex (Input and output at an instance)  
UART
- half duplex (Input and output at an instance)  
Synchronous communication.

2 pins of P3: RxD, TxD

2 pins of P3: DATA & CLOCK.

## T<sub>0</sub> & T<sub>1</sub> - Timers T<sub>0</sub> and T<sub>1</sub>

Timing devices; it has 4 registers TH<sub>1</sub>, TL<sub>1</sub>, TH<sub>0</sub>, TL<sub>0</sub>.

## SFR - Special Function Registers

SP, PSW, A, B, IE, IP, P0, P1, P2, P3, SCON, TCON, SMOD, SBUF, PCON, TLO, TH0, TL1, TH1

## ROM - Read only Program memory

Masked ROM, EPROM, Flash EEPROM of 4kb, internally connects to PC bus of 16 bits; Address is b/w 0x0000 & 0xFFFF.

## Internal RAM - Internal Random Access Memory

RAM is 128 Bytes for read and write, indirectly and directly addressable; Address b/w 0x00 & 0x7F

## Register Banks - Four set of registers

4 registers banks each of 8 registers; part of internal RAM.



## XTAL1 & XTAL2 - Pins to Crystal

Pins to crystal oscillator ckt; 12 MHz crystal in 8051.

## $\overline{EA}$ - External Enable

To enable use of external memory addresses.

## RST - Reset pin

Reset ckt input; let processor reset and synchronize with external peripheral devices.

## $\overline{INT_0}$ , $\overline{INT_1}$ - Interrupt pins

Two External interrupts, ~~Active~~ Active from low.

## $V_{CC}$ ( $V_{DD}$ ) & $V_{SS}$ ( $GND$ ) - Voltage Supply pin & Ground pin

$V_{CC}$  - 5V supply &  $V_{SS}$  - Ground connections.

## $\overline{PSEN}$ - Program Store Enable

Activates for reading external prog memory byte.

## $\overline{RD}$ - Read

Activates for reading a byte from external program memory byte.

## $\overline{WR}$ - Write

Activates for writing a byte to external program memory byte.



## Special Function Registers in 8051

- The 128 KB internal RAM is divided into:

- \* General purpose registers (used for any purpose)
- \* Bit Addressable registers (Access data by bit wise)
- \* Register Banks

- special fn registers are used to pgrm and control different hardware peripherals like Timers, serial port, I/O ports etc.

7FH	80 General Purpose registers	
30H	16 Bit-Addressable Registers	
2FH		
20H	BANK 3	R7
1FH		R0
18H	BANK 2	R7
17H		R0
10H	BANK 1	R7
0FH		R0
08H	BANK 0	R7
07H		R0
00H		

8 bits → filled by negative

→ stack

lower 128 B (00H-7FH)

(direct and indirect Addressing)

# Special Function Registers

Imp →

1. CPU Math Registers - A, B
2. Program status word - PSW
3. Pointer Registers - DPTR (DPH, DPL), SP, PC
4. IO port registers - P0, P1, P2, P3
5. Peripheral Control Registers

1. PCON (Power Control)
2. SCON (Serial Control)
3. TCON (Timer Control) - 4. TMOD
5. IE (Interrupt Enable)
6. IP (Interrupt Priority)

## 6. Peripheral Data Registers

1. SBUF (Serial Data Buffer)
2. TLO/TH0 (Timer 0 Low/High)
3. TH1/TH1 (Timer 1 Low/High)

## 1. Math Registers

A - Accumulator

B - B Register

A

- general purpose register
- 

B

- Multiplication & division can be performed only upon no.s stored in A & B
- Temporary Storage



## 2. Program Status Word - 8 bit register

Accumulator status - each of its field has 4 bits

- The PSW register contains several status bits that reflect the current state of the CPU.

CY	AC	FO	RS1	RS0	OV	FI	P
----	----	----	-----	-----	----	----	---

CY - PSW.7 - Carry Flag

Carry over → 0 or 1

AC - PSW.6 - Auxiliary carry Flag

Overflow from  
ripple to 5th bit

FO - PSW.5 - Flag 0 available to the user for  
General purpose

4 → 5

RS1 - PSW.4 - Register Bank Selector bit 1

RS0 - PSW.3 - Register Bank selector bit 0

together  
RS0 & RS1  
selects  
banks

OV - PSW.2 - Overflow flag, over 8 bits

FI - PSW.1 - User definable flag. Initially blank

P - PSW.0 - Parity flag. (odd no. of ones)

it turned 1

Set/cleared by hardware each instruction cycle to indicate an odd/even number of 1 bits in the accumulator.

With RS1 & RS0 bits we can select the corresponding reg. bank

Reset, all values of PSW is 0	RS1	RS0	Register Bank	Address
	0	0	0	00H - 07H
	0	1	1	08H - 0FH
	1	0	2	10H - 17H
	1	1	3	18H - 1FH




19/08/19

### 3. Pointer Registers

- DPTR, SP, PC
  - Push, Pop, Call, Return
  - 8 bit
  - Points to Stack
  - Stack in bank 1
  - Always initialize with 0AH
  - It is the last location.

### DPTR (Data Pointer)

- It uses when there is external memory.



### 4.10 Port Registers

→ P0, P1, P2, P3


- All these ports have 8 bit capacity.
- Reset, All the field values of all ports are 1.
- 1 → input port.
- 0 → output port.
- It is bit addressable.



## 5. Peripheral Control Registers

- PCON, TCON, SCON, TMOD, IE, IP

### PCON (Peripheral/Power Control)




PDFIDL both take 1  
then 1st preference  
goes to PD.

- IDL - Idle mode: Cut the clock to the CPU & provide to the timer.
- PD - Power ~~down~~ mode: It control the power
- GIF<sub>1</sub> & GIF<sub>0</sub>: User defined fields.
- The blank spaces for future modes, Normally it gives the value '0'.
- SMOD - Serial mode: Double data rate

If it is 1, then the baud rate in the serial mode becomes double.

Baud rate - No. of bits transfer in 1 second.

### TCON (Timer Control / Counter control Register)



- TF<sub>0</sub> & TF<sub>1</sub> - Timer overflow
  - TF<sub>0</sub> - Set 1, the overflow in timer T<sub>0</sub>
  - TF<sub>1</sub> - Set 1, the overflow in timer T<sub>1</sub>
- TR<sub>1</sub> - Enables timer T<sub>1</sub>
- TR<sub>0</sub> - Enables timer T<sub>0</sub>
- IE<sub>1</sub> - Its external interrupt 1 flag, This is set by hardware interrupt & cleared when that interrupt is processed.
- IE<sub>0</sub> - Its external interrupt 0 flag, this is set by



hardware interrupt & cleared when that interrupt is processed.

IT<sub>1</sub> - Interrupt 1 type control bit set & cleared by S/W  
 IT<sub>0</sub> - Interrupt 0 type control bit set & cleared by S/W.

### TMOD (Timer Mode)

Timer 1				Timer 0			
GATE1	C/T <sub>1</sub>	M <sub>1</sub>	M <sub>0</sub>	GATE0	C/T <sub>0</sub>	M <sub>1</sub>	M <sub>0</sub>
1				0			0

M <sub>1</sub>	M <sub>0</sub>	Mode	Description
0	0	0	13 bit timer/counter higher → 8 bit lower → 5 bit
0	1	1	16 bit timer/counter (0-64 K)
1	0	2	8 bit AutoReload timer
1	1	3	split mode it split higher half & lower half

GATE<sub>1</sub> - When gate<sub>1</sub> = 1, timer<sub>1</sub> operates only if the particular interrupt (INT1) bit is set. i.e. P3.3 is set.

GATE<sub>0</sub> - When gate<sub>0</sub> = 1, timer<sub>0</sub> operates only if the particular interrupt (INT0) bit is set i.e. P3.2 is set.

C/T<sub>0</sub> & C/T<sub>1</sub> - It selects the source of pulse to be counted.

C/T<sub>1</sub> = 1, T<sub>1</sub> (P3.5) (In counter mode)

• = 0, it will be taking from oscillator (In timer mode)

C/T<sub>0</sub> = 1, T<sub>0</sub> (P3.4) (In counter mode)

= 0, it will be taking from oscillator (In timer mode)

M<sub>0</sub> & M<sub>1</sub>



# SCAN (Serial Control)

SM <sub>0</sub>	SM <sub>1</sub>	SM <sub>2</sub>	REN	TB8	RB8	TI	RI
-----------------	-----------------	-----------------	-----	-----	-----	----	----

SM	SM <sub>0</sub>	SM <sub>1</sub>	Mode	Description
0	0	0	0	8 bit shift register
0	1	1	1	8 bit UART
1	0	2	2	9 bit UART
1	1	3	3	9 bit UART

Their baud rate will be different.

- \* SM<sub>0</sub> & SM<sub>1</sub> - It indicates serial bit mode select
- \* SM<sub>2</sub> - If it is 1, it indicates multi processor communication  
- If it is 0, it indicates single processor communication.

\* REN - Reception Enable bit

when REN = 1, then the data is enable.  
It is ready for take the data from serial port.

\* TB8: SBUF (8 bit) - Serial buffer

↳ It keeps the additional bit in transmission

9 bit UART

+ RB8 8 bit SBUF + 1 bit


↓  
TB8 - transmitter

RB8 - reception

\* TI - transmitter interrupt


\* RI - receiver interrupt.

## IE (Interrupt Enable)



- EA = 1, only the interrupt is enabled.  
EA = 0, doesnot consider the other interrupts.
- ET<sub>2</sub> - Interrupt of Timer T<sub>2</sub>
- ES - Enable serial port
- EX<sub>1</sub> - Enable interrupt from pin INT<sub>1</sub> (external Interrupt)
- ET<sub>1</sub> - Enable Interrupt of Timer T<sub>1</sub>
- ET<sub>0</sub> - Enable Interrupt of Timer T<sub>0</sub>
- EX<sub>0</sub> - Enable interrupt from pin INT<sub>0</sub>.

## IP (Interrupt Priority)



- The priority from LSB i.e., ~~the~~ most priority for the LSB. (PX<sub>0</sub>) - INT<sub>0</sub>




20/08/19

# Memory & IO Addressing

## Internal ROM + Internal RAM

0000 - 0FFF


00 - 7F



\* general purpose area  
(Scratchpad area)

Both can extend from 0000 to FFFF

## Internal pgm memory




When  $\overline{EA} = 1$  during the RESET interval.

When  $EA = 1$ , Internal ROM is used  
 $EA = 0$ , External ROM

## Internal Data Memory


Data area, when addressing direct as well as indirect



These 16 bytes have bit address b/w 0x00 to 0x1F

These are also the 4 banks (sets) of registers

## External program Memory



When  $\overline{EA}=0$  during RESET internal

$\overline{EA}=1$ ,

\* First 4KB, taking from internal ROM  
balance 60KB from external ROM.

4KB } 0FFF

$\overline{EA}=0$ ,

\* Only consider external memory i.e., 60KB.

Active low


- When  $\overline{EA}=0$  at reset PC starts from 0000H and accesses external addresses from the memory. Memory addresses are b/w 0000H to 0FFFFH
- When  $\overline{EA}=1$ , at reset, the PC starts from 0000H.

The instructions are accessed from the internal address & then PC is loaded with 1000H from the external addresses.



# Interfacing of external memory (both program & Data Mem)

22/8/19



P0 - Pass lower bit address (AD0-AD7)

P2 - Pass higher bit address (A8-A15)

latch (8 bit) - separate data & address.

- 1st check EA
- Then enable PSEN (Program Store Enable)
- Both EA & PSEN must be enable then Read & write the data into memory.
- In AD0-AD7,
  - ALE=0, the channel has 8 bit data
  - ALE=1, the channel has 8 bit lower address.