# EE101: MOSFET and CMOS Digital Logic

S. Lodha

### Digital Technologies

- Information en-coded in logic values = {0, 1}
- A logic value, 0 or 1, is called as <u>BI</u>nary Digi<u>T</u> or <u>BIT</u>.
- Physical states representing bits in digital technologies:

Technology	State Representing Bit		
	0	1 Circuit closed	
Relay logic	Circuit open		
CMOS logic	0-1.5V	3.5-5V	
Transistor-transistor logic	0-0.8V	2-5V	
Fiber optics	Light off Light or		
Dynamic memory	Capacitor discharged Capacitor charge		
Nonvolatile, erasable memory	Electrons trapped Electrons release		
Bipolar read-only memory	Fuse blown Fuse intact		
Magnetic tape or disk	Flux direction N Flux direction S		
Read-only compact disc	No pit Pit		

### **CMOS Digital Logic**

- CMOS: Complementary MOS
- Information can be encoded using:
  - Current, Voltage, Phase, Frequency
- CMOS Digital systems use two voltage levels for encoding bits.
  - LOW: A signal close to the GND
  - HIGH: A signal close to the VCC





Fig. 1-1 An Example of Voltage Ranges for Binary Signals


# Basic building block for CMOS Digital Logic



 MOSFET: "Metal-oxide-semiconductor field effect transistor"


### **MOSFET** operation

Flow of current from "source" to "drain" is controlled by the gate voltage through a "field effect".



### MOSFET as a 2-port device


#### MOSFET circuit symbol



current vs. voltage (IV) characteristics


$$I_D(V_G, V_S, V_D)$$

#### common source




$$I_D (V_{GS})$$
 at a fixed  $V_{DS}$  transfer  $I_D (V_{DS})$  at a fixed  $V_{GS}$  output

# N and p-channel MOSFETs: Qualitative Description




G=Gate, D=Drain, S=Source, B=Body (substrate)

### MOSFET IV Characteristics (1): Resistor




"Linear" characteristics

# MOSFET IV Characteristics (2): Ideal Current Source




Ideal current Source: "Saturation" Characteristics

# MOSFET IV Characteristics (2): Real current source




Real Current Source: "Saturation"
 Characteristics

### **Combined Characteristics**




#### **Combined Characteristics**




### Output and Transfer Characteristics


output characteristics




### Physical MOSFET



### I-V Characteristics: Details




### MOSFET I-V: Low V<sub>DS</sub>



$$I_D = W Q_i(x) \upsilon_x(x)$$


$$I_D = W C_{ox} (V_{GS} - V_T) \mu_{eff} \mathcal{E}_x$$

$$\mathcal{E}_{x} = \frac{V_{DS}}{L}$$




$$I_{D} = \frac{W}{L} \mu_{eff} C_{ox} (V_{GS} - V_{T}) V_{DS}$$

## MOSFET I-V: Pinch-off at high V<sub>DS</sub>




### MOSFET I-V: High V<sub>DS</sub>



$$I_D = W Q_i(x) \upsilon_x(x) = W Q_i(0) \upsilon_x(0)$$


$$I_D = W C_{ox} \left( V_{GS} - V_T \right) \mu_{eff} \mathcal{E}_x(0)$$

$$\mathcal{E}_{x}(0) \approx \frac{V_{GS} - V_{T}}{L}$$




$$I_D = \frac{W}{2L} \mu_{eff} C_{ox} (V_{GS} - V_T)^2$$

# MOSFET Device Metrics: Output Characteristics




# MOSFET Device Metrics: Transfer Characteristics

transfer characteristics:



# MOSFET Device Metrics: Transfer Characteristics

transfer characteristics:



#### Some facts

The number of transistors manufactured in 1997 exceeded the number of ants on the planet.


The cost of an IC "fab" is more than \$3B, but the cost of a transistor has dropped by more than a factor of one million over the past 30 years.

If the definition of a nanodevice is one that has two dimensions less than 100 nm, then the silicon transistor is the most successful nanodevice currently in production.

(channel length 22 nm and gate oxide thickness, < 2 nm)

### **Logic Gates**

- Gates are basic digital devices.
  - A gate takes one or more inputs and produces an output.
  - Inputs are either 0 or 1.
    - Although they may have very different values of voltage.
  - Output is either 0 or 1.
  - A logic gate's operation is fully described by a truth table.




### **Logic Family**

- A logic family is a collection of different integrated-circuit chips that have similar input, output, and internal circuit characteristics, but that perform different logic functions.
- Logic gates are made from transistors.
  - TTL (Transistor-Transistor Logic) family gates are made from bipolar transistors.
  - CMOS (Complementary Metal Oxide Semiconductor)
     family logic gates are made from MOS transistors.


### MOS Transistors – N-type MOSFET

- OFF (open circuit): when gate is logical zero
- ON (short circuit): when gate is logical one
- Passes a good logical zero
- Degrades a logical one



### MOS Transistors – P-type MOSFET

- OFF (open circuit): when gate is logical one
- ON (short circuit): when gate is logical zero
- Passes a good logical one
- Degrades a logical zero




### **CMOS Inverter Technology**


- Complementary MOS, or CMOS, needs both PMOS and NMOS devices for the logic gates to be realized
- The concept of CMOS was introduced in 1963 by Wanlass and Sah, but it did not become common until the 1980's as NMOS microprocessors were dissipating as much as 50 W and alternative design technique was needed
- CMOS dominates digital IC design today

### **CMOS Inverter Technology**

- The CMOS inverter consists of a PMOS device stacked on top on an NMOS device, but they need to be fabricated on the same wafer
- To accomplish this, the technique of "n-well" implantation is needed as shown in this cross-section of a CMOS inverter



#### **CMOS** Inverter



- (a) Circuit schematic for a CMOS inverter
- (b) Simplified operation model with a high input applied
- (c) Simplified operation model with a low input applied


### **CMOS Inverter Operation**

- When  $v_l$  is pulled high (to  $V_{DD}$ ), the PMOS transistor is turned off, while the NMOS device is turned on pulling the output down to  $V_{SS}$
- When  $v_l$  is pulled low (to  $V_{SS}$ ), the NMOS transistor is turned off, while the PMOS device is turned on pulling the output up to  $V_{DD}$


### **Key Properties**

- Œull rail-to-rail swing → high noise margins
  - Logic levels not dependent upon the relative device sizes → Transistors can be minimum size → ratio less
- Always a path to VDDor GND in steady state  $\rightarrow$  low output impedance (output resistance in k $\Omega$  range)  $\rightarrow$  large fan-out.
- Extremely high input resistance (gate of MOS transistor is near perfect insulator) → nearly zero steady-state input current
- No direct path steady-state between power and ground
  - no static power dissipation
- Propagation delay function of load capacitance and resistance of transistors


### Generalized CMOS Logic Gates




#### Inverter



$V_{ m IN}$	QΙ	Q2	$V_{ m OUT}$
0.0 (L)	off	on	5.0 (H)
5.0 (H)	on	off	0.0 (L)




#### Inverter




#### NAND - Not AND

(b)




Copyright @ 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e


Α	В	QΙ	<i>Q</i> 2	Q3	Q4	Z
L H	Н	off off on on	on off	on off	off	H H H L





### **NAND**



#### NOR – Not OR










Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e

## Non-inverting Buffer




Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e





### **AND Gate**





(b)	Α	В	QI	Q2	Q3	Q4	Q5	<i>Q6</i>	Z
			off						
	L	Н	off	on	on	off	on	off	L
	Н	L	on	off	off	on	on	off	L
	Н	Н	on	off	on	off	off	on	Н




Copyright © 2000 by Prentice Hall, Inc. Digital Design Principles and Practices, 3/e

#### **OR Gate**








## Key CMOS Electrical Characteristics

- Logic voltage levels
- DC noise margin
- Speed
- Power consumption
- Fan-in
- Fan-out

## Key CMOS Electrical Characteristics

- Logic voltage levels
- DC noise margin
- Speed
- Power consumption
- Fan-in
- Fan-out

#### **CMOS** Inverter




- No power consumption while idle in any logic state
  - No static power dissipation

#### Basic Operation:

- $V_{IN} = 0 \implies V_{OUT} = V_{DD}$   $V_{GSn} = 0 < V_{Tn} \implies$  $V_{SGp} = V_{DD} > - V_{Tp} \implies$
- NMOS OFF
- PMOS ON
- $V_{IN} = V_{DD} \implies V_{OUT} = 0$   $V_{GSn} = V_{DD} > V_{Tn} \implies$  $V_{SGp} = 0 < -V_{Tp} \implies$
- NMOS ON
- PMOS OFF

Output characteristics of both transistors:

## CMOS Static Characteristics



Note:


$$V_{IN} = V_{GSn} = V_{DD} - V_{SGp} \implies V_{SGp} = V_{DD} - V_{IN}$$

$$V_{OUT} = V_{DSn} = V_{DD}$$
 - $V_{SDp}$   $\Rightarrow$   $V_{SDp} = V_{DD}$  -  $V_{OUT}$ 

$$\boldsymbol{I}_{Dn} = \boldsymbol{-}\boldsymbol{I}_{Dp}$$


Combine into single diagram of  $I_D$  vs.  $V_{OUT}$  with  $V_{IN}$  as parameter

#### **CMOS Inverter Static Characteristics**



- Rail-to-Rail logic: logic levels are "0" and "VDD"
- High  $|A_v|$  around threshold  $\rightarrow$  high noise margins

### **CMOS Inverter: Noise Margins**



- Calculate V<sub>M</sub>
- Calculate A<sub>v</sub>(V<sub>M</sub>)
- Calculate NM<sub>H</sub> and NH<sub>L</sub>

## CMOS Inverter: V<sub>M</sub>

Calculate 
$$V_M (V_M = V_{IN} = V_{OUT})$$

At  $V_M$  both transistors are saturated:

$$\mathbf{I}_{\mathbf{Dn}} = \frac{\mathbf{W}_{\mathbf{n}}}{2\mathbf{L}_{\mathbf{n}}} \mu_{\mathbf{n}} \mathbf{C}_{\mathbf{ox}} (\mathbf{V}_{\mathbf{M}} - \mathbf{V}_{\mathbf{Tn}})^{2}$$

$$-\mathbf{I}_{\mathbf{Dp}} = \frac{\mathbf{W_p}}{2\mathbf{L_p}} \mu_{\mathbf{p}} \mathbf{C}_{\mathbf{ox}} \left( \mathbf{V_{DD}} - \mathbf{V_M} + \mathbf{V_{Tp}} \right)^2$$

## CMOS Inverter: V<sub>M</sub>

Define:

$$\mathbf{k}_{\mathbf{n}} = \frac{\mathbf{W}_{\mathbf{n}}}{\mathbf{L}_{\mathbf{n}}} \, \mu_{\mathbf{n}} \mathbf{C}_{\mathbf{o}\mathbf{x}}; \qquad \qquad \mathbf{k}_{\mathbf{p}} = \frac{\mathbf{W}_{\mathbf{p}}}{\mathbf{L}_{\mathbf{p}}} \, \mu_{\mathbf{p}} \mathbf{C}_{\mathbf{o}\mathbf{x}}$$

Since:

$$\boldsymbol{I}_{Dn} = -\boldsymbol{I}_{Dp}$$

Then:

$$\frac{1}{2}\mathbf{k_n}(\mathbf{V_M} - \mathbf{V_{Tn}})^2 = \frac{1}{2}\mathbf{k_p}(\mathbf{V_{DD}} - \mathbf{V_M} + \mathbf{V_{Tp}})^2$$

Solve for V<sub>M</sub>:

$$V_{M} = \frac{V_{Tn} + \sqrt{\frac{k_{p}}{k_{n}}} \left(V_{DD} + V_{Tp}\right)}{1 + \sqrt{\frac{k_{p}}{k_{n}}}}$$

Usually,  $V_{Tn}$  and  $V_{Tp}$  fixed and  $V_{Tn} = -V_{Tp}$  $\Rightarrow V_{M}$  engineered through  $k_{p}/k_{n}$  ratio. • Symmetric case:  $k_n = k_p$ 

$$\mathbf{V_{M}} = \frac{\mathbf{V_{DD}}}{2}$$

### CMOS Inverter: V<sub>M</sub>

This implies:

$$\frac{\mathbf{k_p}}{\mathbf{k_n}} = 1 = \frac{\frac{\mathbf{W_p}}{\mathbf{L_p}} \mu_{\mathbf{p}} \mathbf{C_{ox}}}{\frac{\mathbf{W_p}}{\mathbf{L_n}} \mu_{\mathbf{n}} \mathbf{C_{ox}}} \approx \frac{\frac{\mathbf{W_p}}{\mathbf{L_p}} \mu_{\mathbf{p}}}{\frac{\mathbf{W_n}}{\mathbf{L_n}} 2\mu_{\mathbf{p}}} \Rightarrow \frac{\mathbf{W_p}}{\mathbf{L_p}} \approx 2 \frac{\mathbf{W_n}}{\mathbf{L_n}}$$

Since usually  $L_p \approx L_n = L_{min} \Longrightarrow W_p \approx 2W_n$ 

• Asymmetric case:  $k_n >> k_p$ , or  $\frac{W_n}{L_n} >> \frac{W_p}{L_p}$ 

$$V_{\mathbf{M}} \approx V_{\mathbf{Tn}}$$

NMOS turns on as soon as  $V_{IN}$  goes above  $V_{Tn}$ .

• Asymmetric case:  $k_n << k_p, \text{ or } \frac{W_n}{L_n} << \frac{W_p}{L_p}$ 


$$V_{M} \approx V_{DD} + V_{Tp}$$


PMOS turns on as soon as  $V_{IN}$  goes below  $V_{DD} + V_{Tp}$ .

 Sizing of the transistors can be used to tune V<sub>M</sub>

## CMOS Inverter: A<sub>v</sub>

#### **Small Signal Model**





A<sub>v</sub> can be quite large

# $V_{\text{DD}}$ $V_{\text{M}}$ $V_{\text{DD}}$ $V_{\text{IL}}$ $V_{\text{M}}$ $V_{\text{IH}}$ $V_{\text{DD}}$ $V_{\text{IN}}$

## CMOS Inverter: Noise Margins

 High A<sub>v</sub> gives high noise margins

Noise-margin low, NM<sub>L</sub>:

$$\begin{aligned} \mathbf{V_{IL}} &= \mathbf{V_{M}} - \frac{\mathbf{V_{DD}} - \mathbf{V_{M}}}{\left|\mathbf{A_{v}}\right|} \\ \mathbf{NM_{L}} &= \mathbf{V_{IL}} - \mathbf{V_{OL}} = \mathbf{V_{IL}} = \mathbf{V_{M}} - \frac{\mathbf{V_{DD}} - \mathbf{V_{M}}}{\left|\mathbf{A}\right|} \end{aligned}$$

Noise-margin high, NM<sub>H</sub>:

$$\mathbf{V_{IH}} = \mathbf{V_M} \left( 1 + \frac{1}{|\mathbf{A_v}|} \right)$$

$$\mathbf{NM_{H}} = \mathbf{V_{OH}} - \mathbf{V_{IH}} = \mathbf{V_{DD}} - \mathbf{V_{M}} \left( 1 + \frac{1}{\left| \mathbf{A_{v}} \right|} \right)$$


Inverter propagation delay: time delay between input and output signals; figure of merit of logic speed.

Typical propagation delays: < 100 ps.

□Complex logic system has 10-50 propagation delays per clock cycle.

## CMOS Inverter: Speed (Propagation Delay)

**Estimation of t**<sub>p</sub>: use square-wave at input



 More the delay less is the speed


Average propagation delay:

$$\mathbf{t_p} = \frac{1}{2} \left( \mathbf{t_{PHL}} + \mathbf{t_{PLH}} \right)$$

#### Propagation delay high-to-low

## V<sub>IN:</sub> V<sub>OUT:</sub> HI+LO

## CMOS Inverter: Propagation Delay → High to Low



During early phases of discharge, NMOS is saturated and PMOS is cut-off.

Time to discharge *half* of charge stored in  $C_L$ :

$$t_{pHL} \approx \frac{\frac{1}{2} \text{charge on C}_{L} @ t = 0^{-}}{\text{NMOS discharge current}}$$

Discharging of LoadCapacitance Charge in  $C_L$  at t=0:

$$\mathbf{Q_L} \left( \mathbf{t} = 0^- \right) = \mathbf{C_L} \mathbf{V_{DD}}$$


Discharge Current (NMOS in saturation):


$$\mathbf{I}_{\mathbf{Dn}} = \frac{\mathbf{W}_{\mathbf{n}}}{2\mathbf{L}_{\mathbf{n}}} \mu_{\mathbf{n}} \mathbf{C}_{\mathbf{ox}} (\mathbf{V}_{\mathbf{DD}} - \mathbf{V}_{\mathbf{Tn}})^{2}$$

Then:

$$t_{PHL} \approx \frac{C_L V_{DD}}{\frac{W_n}{L_n} \mu_n C_{ox} (V_{DD} - V_{Tn})^2}$$

#### **Graphical Interpretation**





(b)

## CMOS Inverter: Propagation Delay → High to Low

- High  $V_{DD}$  reduces  $t_{PHL}$
- Higher current (I) reduces t<sub>pHL</sub>

54

## CMOS Inverter: Propagation Delay → Low to High

V<sub>IN</sub>=0 V<sub>OUT</sub>=V<sub>DD</sub>

t->infty

Charging of load capacitance

During early phases of discharge, PMOS is saturated and NMOS is cut-off.

V<sub>OUT</sub>:

Time to charge to *half* of final charge on  $C_L$ :.

HI∹LO

VIN=VDD

t=0-

$$t_{PLH} \approx \frac{\frac{1}{2} \text{charge on C}_{L} @ t = \infty}{\text{PMOS charge current}}$$

#### **CMOS Inverter:**

Charge in  $C_L$  at  $t=\infty$ :

$$\mathbf{Q_L}(\mathbf{t} = \infty) = \mathbf{C_L} \mathbf{V_{DD}}$$

Propagation Delay ->
Low to High

Charge Current (PMOS in saturation):

$$-\mathbf{I}_{\mathbf{D}\mathbf{p}} = \frac{\mathbf{W}_{\mathbf{p}}}{2\mathbf{L}_{\mathbf{p}}} \mu_{\mathbf{p}} \mathbf{C}_{\mathbf{o}\mathbf{x}} \left( \mathbf{V}_{\mathbf{D}\mathbf{D}} + \mathbf{V}_{\mathbf{T}\mathbf{p}} \right)^{2}$$

Then:

$$t_{PLH} \approx \frac{C_L V_{DD}}{\frac{W_p}{L_p} \mu_p C_{ox} (V_{DD} + V_{Tp})^2}$$

#### Key dependencies of propagation delay:

- $\bullet \quad V_{DD} \uparrow \, \Rightarrow \, t_p \downarrow$ 
  - Reason:  $V_{DD}$  ↑  $\Rightarrow$   $Q(C_L)$  ↑, but  $I_D$  goes as square ↑
  - Trade-off: V<sub>DD</sub> ↑ ⇒ more power consumed.
- $L \downarrow \Rightarrow t_p \downarrow$ 
  - Reason: L  $\downarrow$  ⇒  $I_D$  ↑
  - Trade-off: manufacturing cost!

- Scaling L can help reduce delay
  - New CMOS technologies
- Increasing V<sub>DD</sub>
   → higher
   power!

· Energy from power supply needed to charge up the capacitor:

$$E_{charge} = \int V_{DD}i(t)dt = V_{DD}Q = V_{DD}^2C_L$$

Energy stored in capacitor:

$$E_{store} = 1/2 C_L V_{DD}^2$$

Energy lost in p-channel MOSFET during charging:

$$E_{diss} = E_{charge} - E_{store} = 1/2C_L V_{DD}^2$$

- During discharge the n-channel MOSFET dissipates an identical amount of energy.
- •If the charge/discharge cycle is repeated f times/second, where f is the clock frequency, the dynamic power dissipation is:

$$P = 2E_{diss} * f = C_L V_{DD}^2 f$$

In practice many gates do not change state every clock cycle which lowers the power dissipation.

## Power Dissipation

- Note
  - V<sub>DD</sub>dependence
  - f-dependence
- Reduction of C<sub>L</sub>
  is a win-win for
  both speed and
  power