



1

Reduced Ordered Binary Decision Diagrams and And-Inverter Graphs

SUPRATIK CHAKRABORTY
Dept. of Computer Sc & Engg.
Indian Institute of Technology Bombay


Binary Decision Diagrams (BDDs)

» Graphical representation [Lee, Akers, Bryant]

- > Efficient representation & manipulation of Boolean functions in many practical cases
- > Enables efficient verification/analysis of a large class of designs
- > Worst-case behavior still exponential

» Example: $f = (x_1 \wedge x_2) \vee \neg x_3$

- > Represent as binary tree
- > Evaluating f :
 - + Start from root
 - + For each vertex labeled x_i
 - take **dotted** branch if $x_i = 0$
 - else take solid branch



3

Reduced Ordered Binary Decision Diagrams




2

Binary Decision Diagrams (BDDs)

» Underlying principle: Shannon decomposition

- + $f(x_1, x_2, x_3) = x_1 \wedge f(1, x_2, x_3) \vee \neg x_1 \wedge f(0, x_2, x_3)$
 $= x_1 \wedge (x_2 \vee \neg x_3) \vee \neg x_1 \wedge (\neg x_3)$
- + Can be applied recursively to $f(1, x_2, x_3)$ and $f(0, x_2, x_3)$
 - Gives tree
- + Extend to n arguments

» Number of nodes can be exponential in number of variables



$$f = (x_1 \wedge x_2) \vee \neg x_3$$

4


Restrictions on BDDs

» Ordering of variables

- > In all paths from root to leaf, variable labels of nodes must appear in a specified order

» Reduced graphs

- > No two distinct vertices must represent the same function
- > Each non-leaf vertex must have distinct children



Not a ROBDD !

REDUCED ORDERED BDD (ROBDD): Directed Acyclic Graph


5

ROBDDs

» Properties

- > Unique (canonical) representation of f for given ordering of variables
 - + Checking $f_1 = f_2$ reduces to checking if ROBDDs are isomorphic
- > Shared subgraphs: size reduction
- > Every path doesn't have all labels x_1, x_2, x_3
- > Every non-leaf vertex has a path to 0 and 1

So far good !




6

ROBDDs, if-then-else, Multiplexors


» The "ite" operator

- > $\text{ite}(x, y, z) = (x \wedge y) \vee (\neg x \wedge z)$, informally "if (x) then (y) else (z)"
- > Can express any binary Boolean operation using "ite"
 - + $x \wedge y = \text{ite}(x, y, 0)$; $\neg x = \text{ite}(x, 0, 1)$; $x \vee y = \text{ite}(x, 1, y)$

» ROBDDs represent nested "ite" applications



» ROBDDs represent multiplexor circuits



7

Operations on ROBDDs

» View ROBDDs as representing "ite" operators

- > $\text{top}(f)$: topmost variable in ROBDD for f
- > f_v : co-factor of f with respect to v (f with variable v set to 1)
- > $f_{\neg v}$: co-factor of f with respect to $\neg v$ (f with variable v set to 0)
- > $f = \text{ite}(v, f_v, f_{\neg v})$, where $v = \text{top}(f)$

Directly implementable as ROBDD

» Negation

- > $\text{NOT}(f) = \text{ite}(v, \text{NOT}(f_v), \text{NOT}(f_{\neg v}))$
- > Recursive formulation; termination: $\text{NOT}(0) = 1, \text{NOT}(1) = 0$;
- > Simply swap 0-leaf and 1-leaf

» Binary Boolean operator $\text{OP} (\wedge, \vee, \oplus, \rightarrow, \dots)$

- > Same ordering of variables in ROBDDs for f and g
- > v = variable lowest in order among $\text{top}(f)$ and $\text{top}(g)$
- > $f \text{ OP } g = \text{ite}(v, f_v \text{ OP } g_v, f_{\neg v} \text{ OP } g_{\neg v})$
- > Recursive formulation; termination: $g \text{ OP } h$ where $g \in \{0, 1, h, \neg h\}, h \in \{0, 1, g, \neg g\}$
- > $f_v = f_{\neg v} = f$ if f doesn't depend on v

Directly implementable as ROBDD

8

Operations on ROBDDs

» ite(f, g, h)

- > Same ordering of variables in ROBDDs for f, g, h
- > v = topmost variable among top(f), top(g), top(h)
- > $\text{ite}(f, g, h) = \text{ite}(v, \text{ite}(f_v, g_v, h_v), \text{ite}(f_{\neg v}, g_{\neg v}, h_{\neg v}))$
- > Recursive formulation: termination: $\text{ite}(1, g, h) = g$; $\text{ite}(0, g, h) = h$;
 $\text{ite}(f, g, g) = g$

Directly implementable as ROBDD

» compose(f, v, h)

- > Same ordering of variables in ROBDDs for f, h
- > Replace variable v in f by function h
- > Let u = top(f)
- > $\text{compose}(f, v, h) = \text{ite}(u, \text{compose}(f_u, v, h_u), \text{compose}(f_{\neg u}, v, h_{\neg u}))$
- > Recursive formulation; termination: if $v < u$, $\text{compose}(f, v, h) = f$;
if $(v == u)$, $\text{compose}(f, v, h) = \text{ite}(h, f_u, f_{\neg u})$

Directly implementable as ROBDD

» Is f satisfiable? Is f a tautology? Is f a contradiction?


- > Does ROBDD for f have a 1-leaf? Is ROBDD for f a single 1-leaf? A single 0-leaf?

9

Counting Satisfying Assignments

» ROBDDs can be used to count satisfying assignments of f

- > $\text{count}(0) = 0$; $\text{count}(1) = 1$
- > For all nodes g in bottom-up order
 - + Let $v = \text{top}(g)$
 - + Let $a = \#$ variables in variable order between v and $\text{top}(g_{\neg v})$
 - + Let $b = \#$ variables in variable order between v and $\text{top}(g_v)$
 - + $\text{count}(g) = \text{count}(g_{\neg v}) \times 2^a + \text{count}(g_v) \times 2^b$
- > $\text{count}(f) = \#$ satisfying assignments of f



» Polynomial in ROBDD size

» Counting satisfying assignments of CNF/DNF formulae

- > #P-complete
- > For every variable order, ROBDD must be large for some CNF/DNF formulas

10

Example of ROBDD Operation



» $f \vee g$

$\text{ite}(x_1, f_1 \vee g_1, f_0 \vee g_0)$

$\text{ite}(x_2, f_1 \vee g_{11}, f_1 \vee 1)$

1

$\text{ite}(x_3, 1 \vee g_{11}, f_{10} \vee g_{11})$
 $= \text{ite}(x_3, 1, f_{10})$
 $= f_1$



11

ROBDDs: Complexity of Operations

Operation (G_i : ROBDD for f_i)

Time & Size of result

- » **reduce (G)** $O(|G|)$
 - > BDD G reduced to canonical form (ROBDD)
- » **complement(f)** $O(1)$ time, $O(|G|)$ size
- » **apply (op, f_1, f_2)** $O(|G_1| \cdot |G_2|)$
 - > Any binary Boolean operator
- » **ite(f_1, f_2, f_3)** $O(|G_1| \cdot |G_2| \cdot |G_3|)$
- » **compose (f_1, v, f_2)** $O(|G_1|^2 \cdot |G_2|)$
- » **satisfy-one(f)** $O(n)$
 - > Find one assignment of x_1, \dots, x_n for which $f(x_1, \dots, x_n) = 1$
- » **model-count(f)** $O(|G| \cdot n)$
 - > Number of satisfying assignments of $f(x_1, \dots, x_n)$
- » **restrict (f, $x_i, 1$) or restrict (f, $x_i, 0$)** $O(|G|)$
 - > Find ROBDD for $f(x_1, x_2, \dots, 1, \dots, x_n)$ or $f(x_1, x_2, \dots, 0, \dots, x_n)$

12

Key Takeaways

» Complexity polynomial in sizes of argument ROBDDs

- > If sizes can be kept under control, we are in business!
- > ROBDD size limiting factor in most applications

» If arguments to an operation are ROBDDs, result is also an ROBDD.


» Quantification:

- > $\exists x_1. f(x_1, x_2, x_3) = f(0, x_2, x_3) \vee f(1, x_2, x_3)$
- > $\forall x_1. f(x_1, x_2, x_3) = f(0, x_2, x_3) \wedge f(1, x_2, x_3)$

Useful in model checking if next-state functions and characteristic functions of sets of states can be represented succinctly

13

Variable Ordering Problem



14

Variable Ordering Problem

» ROBDD size

> Extremely sensitive to variable ordering

- + $f = (x_1 \wedge x_2) \vee (x_3 \wedge x_4) \vee \dots \vee (x_{2n-1} \wedge x_{2n})$
 - $2n+2$ vertices for order $x_1 < x_2 < x_3 < x_4 < \dots < x_{2n-1} < x_{2n}$
 - 2^{n+1} vertices for order $x_1 < x_{n+1} < x_2 < x_{n+2} < \dots < x_n < x_{2n}$

+ $f = x_1 \wedge x_2 \wedge x_3 \wedge \dots \wedge x_n$

- $n+2$ vertices for all orderings

+ Exponential regardless of variable ordering

- Consider bits i and $2n-i$ of product of two n -bit integers
- For every variable order, one of the above BDDs exponential

+ Determining best variable order for arbitrary functions is computationally intractable

> Heuristics: Static ordering, Dynamic ordering

15

Variable Ordering Solutions

» Static ordering

- > Common heuristics based on “structure” (graph representation) of function
- > Other heuristics: simulated annealing, genetic algorithms, machine learning ...

> Rules of thumb


- + Control variables closer to root
- + “Related” variables close in order
- > $f = (x_1 \wedge x_2) \vee (x_3 \wedge x_4) \vee (x_5 \wedge x_6)$
 - + $\{x_1, x_2\}$, $\{x_3, x_4\}$ and $\{x_5, x_6\}$: sets of “related” variables
 - + $(x_1 < x_2 < x_3 < x_4 < x_5 < x_6)$ or $(x_5 < x_6 < x_1 < x_2 < x_3 < x_4)$ gives smaller ROBDD than $(x_1 < x_3 < x_5 < x_2 < x_4 < x_6)$
- > $g = (a > b)$, where a and b are 32-bit unsigned integers
 - + $(a_{31} < b_{31} < b_{30} < b_{30} < \dots < a_1 < b_1 < a_0 < b_0)$ gives smaller ROBDD than $(a_{31} < a_{30} < \dots < a_1 < a_0 < b_{31} < b_{30} < \dots < b_1 < b_0)$ or $(a_0 < b_0 < a_1 < b_1 < \dots < a_{30} < b_{30} < a_{31} < b_{31})$

16

Variable Ordering Solutions

» Dynamic ordering

- > Starts with user-provided static order
- > If dynamic re-ordering triggered on-the-fly, evaluate benefits of re-ordering small subset of variables
 - + If beneficial, re-order and repeat until no benefit
- > Expensive in general, sophisticated triggers essential
- > **Key observation [Friedman]:** Given ROBDD with $x_1 < \dots x_i < x_{i+1} < \dots x_n$,
 - + Permuting $x_1 \dots x_i$ has no effect on ROBDD nodes labeled by $x_{i+1} \dots x_n$
 - + Permuting $x_{i+1} \dots x_n$ has no effect on ROBDD nodes labeled by $x_1 \dots x_i$
 - + Variables in adjacent levels easily swappable



17

Variable Ordering Solutions

» Dynamic ordering

- > Sifting individual variables
 - + For each ROBDD variable,
 - Swap with adjacent layer until it reaches root
 - Swap with adjacent layer until it reaches bottom
 - Reorder variable to position with minimum ROBDD size
 - Heuristic stopping conditions
 - + Greedy approach may miss good orderings
- > Sifting groups of “related” variables
 - + Keep “related” variables close in order when sifting with respect to others
 - + Sift “related” variables within group
 - + Can obtain good orders missed by sifting individual variables
- > All sifting heuristics are expensive; triggers must be carefully designed

18

Implementing ROBDD Packages

» Shared ROBDDs

- > Multiple functions represented simultaneously as a multi-rooted DAG.
- > Each root and descendants form an ROBDD
- > Different roots can share subgraphs
- > Variable ordering same for all functions represented

» Unique Table: a hash table

- > Every ROBDD node characterized by (v, f_1, f_0)
 - + v : variable; f_1, f_0 : ROBDD node pointers to 1-child and 0-child
- > Hash table: key = (v, f_1, f_0) ; value = pointer to ROBDD node for (v, f_1, f_0)
- > When creating ROBDD node for (v, f_1, f_0) , first check in unique table
 - + Create new node only if not in unique table; create and insert in unique table
 - + Otherwise, re-use ROBDD node from unique table
- > Structural hashing

» Computed Table: a software cache

- > Hash table without collision chains
- > Remember results of recent ROBDD operations for later re-use
- > Key: $(\text{BinaryOp}, f_1, f_2)$ or $(\text{TernaryOp}, f_1, f_2, f_3)$; Value: ROBDD for result
- > Insert every time a new result is computed


19

Implementing ROBDD Packages

» Complement edges


$$f = \neg ((x_1 \wedge \neg x_2 \wedge x_3) \vee (\neg x_1 \wedge \neg x_3))$$

- > Represent by bubbles
- > If a node is reached by a complement edge, take complement of function represented by the node
- > Complementation: $O(1)$ time and space



» Garbage collection

- > Keep track of references (pointers) to each ROBDD node
- > If $\text{RefCount}(\text{node})$ becomes 0, move to “death row”
 - + Do not remove from Unique Table or Computed Table
 - + $\#nodes > \text{threshold} \Rightarrow$
 - free all nodes in “death row” and remove from Unique & Computed Tables
 - + Reference to node on “death row” (before it is freed) removes it from “death row”



20

Some BDD Variants

» Multi-Terminal BDDs (MTBDDs)

- > Leaf nodes can be any integer in 0 to k
- > Used in representing & manipulating multi-valued logic systems

» Edge-Valued BDDs (EVBDDs)

- > Used for multi-valued logic systems, representing linear expressions etc.

» Binary Moment Diagrams (BMDs)

- > Proven useful for reducing size of representation of integer multipliers -- multiplier verification

» Zero-Suppressed BDDs (ZBDDs)

- > No 1-edge ever points to the 0 leaf
- > Canonical for a given variable order [Minato]
- > Useful for compactly representing sparse sets of elements

21

Some BDD Variants

» Partitioned ROBDDs

- > Partition input space into disjoint “windows” $\{w_1, \dots, w_n\}$
- > Variable order π_i associated with window w_i
 - + May differ across windows
- > Given Boolean function f ,
 - + For each window w_i , let $f_i = w_i \wedge f$
 - + Represent f as $\{(w_1, f_1), \dots, (w_n, f_n)\}$
 - + Each (w_i, f_i) represented as pair of ROBDDs using π_i
 - Using different π_i for different w_i , significant reduction in representation size possible
 - + $f = f_1 \wedge \dots \wedge f_n$
- > Canonical for a given choice of $\{w_1, \dots, w_n\}$ and $\{\pi_i, \dots, \pi_n\}$ [Narayan]

22

BDD Packages Out There

- » CUDD package (Colorado University)
- » CMU BDD package
- » TiGeR (commercial package)
- » CAL (University of California, Berkeley)
- » EHV
- » ...


23

And-Inverter Graphs

24

And-Inverter Graphs (AIGs)

- » AND and NOT functionally complete for Boolean algebra
- » Associativity of AND \Rightarrow 2-input AND gate suffices
- » Represent a Boolean function as a directed acyclic graph
 - > Nodes are 2-input AND gates: indegree = 2 (always!), outdegree arbitrary
 - > Bubbled edges represent logical negation



25

Properties of AIGs

- » Non-canonical
 - > Structurally different AIGs for same function
 - » Size: # AND gates
 - » Depth: longest path from root to leaf
 - » Efficient construction from circuits
 - > Linear in size of circuits built of AND, NOT, OR, NAND, NOR, XOR, XNOR, ... gates
 - > Replace each gate by AIG equivalent; remove paired bubbles on edges
 - + AIG equivalent of common Boolean gates: size & depth linear in # inputs
-
- » Can be exponentially more succinct than CNF/DNF
 - + n-input XOR gate

26

Properties of AIGs

- » Can be exponentially more succinct than BDDs
 - > n-bit integer multiplier
 - > Consider bits i and 2n-i of product
 - + For every BDD variable ordering, one of the above BDDs exponential in n
 - + There exists a circuit, and hence AIG, for both bits that is linear in n
- » Tautology checking requires checking satisfiability (SAT solving) of output
- » Linear time conversion to CNF for SAT solving
 - > Tseitin encoding: coming soon!
- » Uniform structure of AIGs (2-input AND and NOT) useful in circuit-based SAT solving

27

Operations on AIGs

- » Negation:
 - > Add a bubbled edge
 - > Similar to complemented edges in ROBDD packages
 - » Binary/ternary Boolean operations
 - > NOT, AND, OR, XOR, NAND, NOR, XNOR, ITE, ...
-
- » $\text{compose}(f, v, h)$
 - > $\text{compose}(\neg g, v, h) = \neg \text{compose}(g, v, h)$
 - > $\text{compose}(g_1 \wedge g_2, v, h) = \text{compose}(g_1, v, h) \wedge \text{compose}(g_2, v, h)$
 - > Recursive formulation; termination: $\text{compose}(v, v, h) = h$; $\text{compose}(u, v, h) = u$
- Var/constant other than v

28

Operations on AIGs

» Is f satisfiable? Is f a tautology? Is f a contradiction?

> Requires SAT solving: Is $\text{SAT}(f)$? Is $\text{SAT}(\neg f)$?

» Complexity of operations (preserve AIGs of arguments)

Operation (G_i : AIG for f_i)	Time	Size of result
> complement(f)	$O(1)$	$O(G)$
> $f_1 \text{ OP } f_2$ + Binary Boolean operations	$O(1)$	$O(G_1 + G_2)$
> ite(f_1, f_2, f_3)	$O(1)$	$O(G_1 + G_2 + G_3)$
> compose(f_1, v, f_2)	$O(G_1)$	$O(G_1 + G_2)$
> satisfy-one(f)	NP-complete	$O(n)$
> model-count(f)	#P-complete	$O(n)$
> restrict($f, v, 0$) or restrict($f, v, 1$)	$O(G)$	$O(G)$


**AIGs + Powerful Modern SAT solvers:
Scalable approach to large industrial-scale problems**

29

Example of AIG Operation

» compose(f, v, h)


> compose($\neg g_1, v, h$) $\wedge \dots$
 > $\neg \text{compose}(g_1, v, h)$ $\wedge \dots$
 > $\neg (\text{compose}(u, v, h) \wedge \text{compose}(\neg v, v, h))$ $\wedge \dots$
 > $\neg (u \wedge \neg \text{compose}(v, v, h))$ $\wedge \dots$
 > $\neg (u \wedge \neg h)$ $\wedge \dots$
 > ... $\wedge \text{compose}(g_2, v, h)$
 > ... $\wedge (\text{compose}(v, v, h) \wedge \text{compose}(\neg w, v, h))$
 > ... $\wedge (h \wedge \neg \text{compose}(w, v, h))$
 > ... $\wedge (h \wedge \neg w)$
 > $\neg (u \wedge \neg h) \wedge (h \wedge \neg w)$



30

Simplifying AIGs: Rewrite Rules

» Sampling of simple rewrite rules:



AIG based tools
have tens of such
rewrite rules


Peephole
optimization
restricted to AIGs
of ≈ 4 inputs

Empirically, very
effective in
reducing AIG
sizes

31

Rewrite Rules and Sharing

» Some locally size-reducing rewrite rules can be globally size-increasing in the presence of shared AIG nodes




Rewrite rules must be carefully designed & applied

32

Simplifying AIGs: Structural Hashing

- » Ideally, AIG should not have two nodes representing same function



> $r = p \wedge q$; $s = p \wedge q$: AIG nodes with both inputs same

- » Structural hashing (strash) when constructing AIG


- > No two nodes must have both inputs same
 - + Maintain hash table with inputs (i_1, i_2) as key and pointer to node representing $(i_1 \wedge i_2)$ as value
- > No nodes with constant inputs or single input
 - + Use rewrites

33

Simplifying AIGs: strash

- » Using strash


- > Before creating a new node with inputs (i_1, i_2) , check if hash table has entry with key (i_1, i_2) or (i_2, i_1)
 - + Alternatively, impose ordering on nodes, check for $(\min(i_1, i_2), \max(i_1, i_2))$
- > If yes, use value from hash table
- > Else, create new node with inputs (i_1, i_2) and make a new entry in hash table



34

Beyond strash & rewrite

- » Even after using strash & rewrite, AIG may contain nodes representing the same or complemented function



> $p = a \oplus b$; $q = \neg(a \oplus b)$

> Desirable to merge p and q, and use bubbles on outgoing edges to denote complementation

> **strash does not help here!**


> Solution: Check if $(p \leftrightarrow q)$ or $(p \leftrightarrow \neg q)$ is a tautology (SAT solving!)
If yes, merge nodes & use bubbles appropriately on outgoing edges

35

Simplifying AIGs: fraig


- » Functionally Reduced AIG (FRAIG)

- > No two nodes represent the same or complemented function
 - + Similar idea used for ROBDDs as well !
- > For every pair (u, v) of nodes (including constant node 1)
 - + If $(u \leftrightarrow v)$ is a tautology, merge nodes u and v in AIG
 - + If $(u \leftrightarrow \neg v)$ is a tautology, merge nodes u and v in AIG, and use bubbles appropriately on outgoing edges
- + Use simplification rules and structural hashing all throughout



36

Simplifying AIGs: fraig, strash, rewrite




37

Fraig-ing \neq Canonicalization

» Canonical \Rightarrow only 1 representation for a function

» Two FRAIGs for $a \wedge b \wedge c \wedge d$

- > Individually, fraig-reduced & strash-reduced
- > Structurally very different



» Semi-canonical

- > Within the same AIG manager, only one representation for a function after fraig-ing

» fraig-ing can be expensive

- > AIG with n nodes $\Rightarrow n \cdot (n-1)/2$ SAT solver calls (naïve approach!)
- > Solution:
 - + Restrict pairs of nodes for which SAT solver calls needed
 - + fraig infrequently – design sophisticated trigger conditions

38

Practical fraig-ing

» Efficiently partition nodes into classes

- > Put all nodes (including inputs, internal nodes, constants) in one partition
- > Repeat sufficiently many times
 - + Pick random 0/1 input vector and evaluate all nodes
 - + Refine each partition: nodes evaluating to 1, nodes evaluating to 0
- > Use input vectors that distinguish all pairs of primary inputs
- > Nodes in same class **potentially** functionally equivalent
- > Nodes in different classes **certainly not** functionally equivalent

» Check functional equivalence of node pairs in same class

- > Node pair (a, b) : Is $(a \wedge \neg b) \vee (b \wedge \neg a)$ satisfiable? **SAT solver calls**
- > If UNSAT, $a \leftrightarrow b$: Merge a and b
- > If SAT, use satisfying assignment to refine partition containing a and b
- > Prune pairs by strash-ing
 - + $(a \leftrightarrow b) \text{ and } (c \leftrightarrow d) \Rightarrow (a \wedge c) \leftrightarrow (b \wedge d)$

39

Other Operations on AIGs

» AIGs useful for synthesis, verification, technology mapping, ... of circuits

» Some other common operations (package-dependent)

- > balance
 - + Minimize depth of AIG
 - + Useful for optimizing delays
- > refactor
 - + Introduce cut in AIG (several cost-functions can be used)
 - + Express function of AIG node in terms of cut: cut-function
 - + Factor cut-function, if possible, & accept change if #nodes in AIG reduces
- > collapse
 - + Recursively compose functions of fanin nodes into fanout nodes, building global functions using BDD/SOP/POS
 - + AIG to BDD/SOP/POS conversion
 - + Doesn't scale to large circuits

40

AIG to CNF

» Most modern SAT solvers accept input formulae in conjunctive normal form (CNF)

- > Literals: variables & their complements, e.g. $a, b, \neg c$
- > Clauses: disjunction of literals, e.g. $(a \vee b \vee \neg c)$
- > Cubes: conjunction of literals, e.g. $(a \wedge b \wedge \neg c)$
- > CNF formula: conjunction of clauses, product-of-sums
e.g. $(a \vee b \vee \neg c) \wedge (\neg a \vee \neg b \vee d)$
- > DNF formula: disjunction of cubes, sum-of-products
e.g. $(a \wedge c \wedge \neg d) \vee (\neg b \wedge d \wedge c)$

» Given AIG for f , generating f in CNF can blow up badly

- > Start from DNF formula f (size: $|f|$)
- > Build AIG for f (size: $O(|f|)$)
- > Convert AIG to CNF
 - + Effectively convert DNF to CNF: known worst-case exponential blow-up

41

AIG to CNF

» Solution: Given AIG for f , generate **equisatisfiable** g in CNF

» Equisatisfiability

- > f and g equisatisfiable iff **both f and g are satisfiable** or **both are unsatisfiable**
- > $(a \vee b)$ equisatisfiable with $(c \wedge d)$, not equisatisfiable with $d \wedge (\neg d \vee c) \wedge \neg c$
- > Checking satisfiability of g tells us if f is satisfiable

» Tseitin encoding


- > Given a Boolean circuit (AIG is a special case) for f , generate equisatisfiable g
 - + g is in CNF
 - + Every satisfying assignment for f gives unique satisfying assignment for g and vice-versa
 - + Size of g linear in size of circuit (AIG) for f
- > Widely used in SAT solving context

42

AIG to CNF: Tseitin Encoding


» Given Boolean circuit (or AIG) for f

- > Associate new variable with output of each gate
- > For each Boolean gate, generate formula expressing output in terms of inputs
- > Convert each formula generated above to CNF
 - + Boolean gate with fixed # inputs \Rightarrow CNF formula for gate is of fixed size
- > Conjoin CNF formula for each gate and output variable of circuit



43

AIG To CNF: Tseitin Encoding



» Bijection between SAT assignments of f and g

- For every SAT assignment of f
 - > Evaluate all gate outputs for given assignment of inputs
- > $a = 1, b = 0, c = 1$ gives $a = 1, b = 0, c = 1, t_1 = 0, t_2 = 0, t_3 = 1, f = 1$
- For every SAT assignment of g
 - > Project assignment on variables of f
 - > $a = 1, b = 0, c = 1, t_1 = 0, t_2 = 0, t_3 = 1, f = 1$ gives $a = 1, b = 0, c = 1$

SAT assignment of g

SAT assignment of f

44

AIG Packages & Tools Out There

- » Several tools support AIG-based inputs, outputs, reasoning
 - > Synthesis, Optimization, SAT solving, Model Checking, Verification
- » AIGER format
 - > Compact binary and ASCII formats for representing AIGs
 - > Large suite of tools to convert to and from other circuit representations
 - + mv_blif, smv, equations, cnf, ...
 - > Allows specification of latches/flip-flops as well
- » abc (University of California, Berkeley)
 - > Perhaps the most widely used AIG package
 - > Synthesis, optimization, technology mapping, verification tool-suite integrated with AIG package

45

ROBDDs, AIGs & Variants: Applications

- » Extensively used in CAD applications for digital hardware
- » Some interesting applications
 - > Combinational logic equivalence checking
 - + Is a combinational circuit functionally equivalent to another?
 - > Sequential machine equivalence checking
 - + Using combinational equivalence of next-state logic
 - + Representing transition relations and state spaces in symbolic methods
 - > Symbolic and bounded model checking
 - + Representing sets of states symbolically using characteristic functions
 - > Test pattern generation
 - + Automatic Test Pattern Generation (ATPG) essentially tries to come up with satisfying instances of a Boolean formula

46

ROBDDs, AIGs & Variants: Applications

- > Timing verification
 - + For representing false paths in a circuit succinctly
 - + For representing discretized time encoded as binary values
- > Representing sets using characteristic functions
- > Symbolic simulation
 - + Assign variables and/or constants to circuit inputs and determine output values in terms of variables
 - + Representing sets of constant values
- > Logic synthesis and optimization
- » Other domains: Combinatorics, manipulating classes of combined Boolean algebraic expressions ...

47

Example Application

» Combinational equivalence checking




Given two combinational designs

- > Same number of inputs and outputs
- > Determine if each output of Design 1 is functionally equivalent to corresponding output of Design 2
- > Design 1 could be a set of logic equations
- > Design 2 could be a gate level/transistor level circuit

48

Example Application

- » ROBDD for every function is a canonical representation
- » Construct ROBDDs and check if corresponding graphs are isomorphic
 - > ROBDD isomorphism is a simple problem
- » Construct AIGs, and check for functional equivalence of corresponding AIG nodes (fraig, strash, rewrite)
- » Miter-based approach:



49


Example Application

- » Equivalence checking reduces to checking for unsatisfiability of miter output
 - > ROBDD-based solution:
 - + Build ROBDD for miter output
 - + If ROBDD has a non-leaf vertex or has a 1 leaf, F is satisfiable
 - > AIG-based solution
 - + Build AIG for miter output using strash, fraig, rewrite
 - + Check if CNF formula equisatisfiable to output F is satisfiable
- » Lots of smarter techniques, heuristics exist in literature
 - > Build on top of basic idea explained here
- » Worst case complexity necessarily bad
 - + Unsatisfiability: co-NP complete

50

Example Application

- » Sequential equivalence checking
 - > Restricted case: Reduces to combinational equivalence
- » Given sequential machines M1 and M2 with correspondence between state variables
 - > Equivalence checking of M1 and M2 reduces to combinational equivalence checking of next-state and output logic



51

Equivalence Checkers

- » Commercial equivalence checkers in the market
 - > Abstract, Avant!, Cadence, Synopsys, Verplex ...
- » Several advanced public-domain tools
 - > abc, NuSMV, ...
- » For best results, knowledge about structure crucial
 - > Divide and conquer
 - > Learning techniques useful for determining implication
 - > State of the art tools claim to infer information about circuit structure automatically
 - + Potentially pattern match for known subcircuits -- Wallace Tree multipliers, Manchester Carry Adders

52