


Fundamental Algorithms for System Modeling, Analysis, and Optimization

Edward A. Lee, Jaijeet Roychowdhury, Sanjit A. Seshia, Stavros Tripakis UC Berkeley EECS 144/244 Spring 2013

Copyright © 2010-13, E. A. Lee, J. Roychowdhury, S. A. Seshia, S. Tripakis. All rights reserved

Lecture: Timing Analysis, Retiming

Thanks to Kurt Keutzer for several slides



Timing Analysis / Verification

Verifying a property about **system timing**Arises in many settings:

- Integrated circuits
- Embedded software
- Distributed embedded systems
- Biological systems
- ...

Here we focus on circuits.

Chapter 15 of Lee-Seshia book contains a more broad discussion.


EECS 144/244, UC Berkeley: 3


Timing Analysis for Digital ICs


(Clock) Speed is one of the major performance metrics for digital circuits


Timing Analysis = the process of verifying that a chip meets its speed requirement


 E.g., 1 GHz means that next-state function must be computed within 1 ns














Summary

Need to be able to compute

T_{min}: delay of "fastest" path in the circuit

T_{max}: delay of "slowest" (critical) path in the circuit


EECS 144/244, UC Berkeley: 11

Modeling Timing in a Combinational Circuit


Arrival time in green


Interconnect delay in red


Gate delay in blue




What's the right mathematical object to use to represent this physical object?










Naïve Approach: Enumerate Paths

How many paths in this example? In the worst case?



Problem:

Find the longest path from source s to sink f.

EECS 144/244, UC Berkeley: 18

Algorithm 1: Longest path in a DAG

Critical Path Method [Kirkpatrick 1966, IBM JRD]

(dynamic programming)

Let w(u,v) denote weight of edge from u to v Steps:

1. Topologically sort vertices (graph is acyclic)

order: $v_1, v_2, ..., v_n$ $v_1 = s, v_n = ?$

2. For each vertex v, compute

d(v) = length of longest path from source s to v

$$d(v_1) = 0$$

For i = 2..n

$$d(v_i) = \max_{\text{all incoming edges } (u, v_i)} d(u) + w(u, v_i)$$

Algorithm 1: Longest path in a DAG

Critical Path Method [Kirkpatrick 1966, IBM JRD]

Let w(u,v) denote weight of edge from u to v Steps:

1. Topologically sort vertices

Time Complexity?

order: $v_1, v_2, ..., v_n$ $v_1 = s, v_n = f$ O(m+n)

2. For each vertex v, compute

d(v) = length of longest path from source s to v

 $d(v_1) = 0$

For i = 2..n

 $d(v_i) = \max_{\text{all incoming edges } (u, v_i)} d(u) + w(u, v_i)$

Run the CPM on our example

EECS 144/244, UC Berkeley: 20

Graph vs. Circuit

Delay of a combinational circuit depends on

- Circuit topology (graph model)
- Delay model (e.g., fixed vs. variable)
- Boolean behavior of gates


We have only considered circuit topology so far.

Longest/shortest path found on the graph can be very pessimistic:

- Paths can be FALSE
- Delay values are BOUNDS

False Paths (consider Transition Mode)

A path is false if it cannot be responsible for the delay of a circuit




Graph model implies path of length 6

y: 22

False Paths

A path is false if it cannot be responsible for the delay of a circuit



Graph model implies path of length 6

y: 23

False vs. True Paths


TRUE path = one that can be responsible for the delay of a circuit

Need techniques to find whether a path is TRUE or FALSE


EECS 144/244, UC Berkeley: 24

The Fixed Delay Model: Constant delay for each gate (or wire)

Typo: this should be 1



Transition delay is 0, for both input transitions.



Problems with Fixed Delay + Transition Model


- 1. Transition model can be tricky to reason about
- Fixed gate delays are unrealistic, due to manufacturing process variations

More realistic delay model: Lower and upper bounds

Perform timing analysis for a whole family of circuits that share the same lower/upper bounds

Fixed Delays → Bounded Delays


Want algorithms that report the **critical path delay** of the **slowest circuit** in the circuit family





Paper: Computation of Floating Mode Delay in Combinational
Circuits: Theory and Algorithms, Devadas, Keutzer, Malik, 1993
(on bspace)


EECS 144/244, UC Berkeley: 28

RETIMING














Goals of Retiming Possible goals: Minimize clock period (min-period retiming) Minimize number of registers (min-area retiming) Minimize number of registers for a target clock period (constrained min-area retiming) Clock period = 6 5 4 2 # registers = 4 4 3 4 [Shenoy, 1997] EECS 144/244, UC Berkeley: 34
































Rest of the story

Retiming operations = graph transformations

Each graph has a vector of costs: (clock period, # registers, ...)

Formulate and solve optimization problem.

Papers (on bspace):

- 1. Leiserson, C. E. and J. B. Saxe (1983). "Optimizing synchronous systems." *Journal of VLSI and Computer Systems*: pp. 41-67.
- 2. Leiserson, C. E. and J. B. Saxe (1991). "Retiming synchronous circuitry." *Algorithmica* 6(1): pp. 5-35.
- 3. Shenoy, N. (1997). "Retiming: Theory and practice." *Integration, the VLSI Journal* 22: pp. 1-21.