

# *cs316: Introduction and Lab Plan*

Uday Khedker

([www.cse.iitb.ac.in/~uday](http://www.cse.iitb.ac.in/~uday))

Department of Computer Science and Engineering,  
Indian Institute of Technology, Bombay



January 2017

# Outline


- Introduction to compilation
- An overview of compilation sequence
- Lab plan




*Part 1*

# *Introduction to Compilation*


# Binding




# Binding




# Binding



# Binding




# Binding







# Binding



# Binding



# Binding



# Implementation Mechanisms

Source Program



Translator




Target Program




Machine



# Implementation Mechanisms



# Implementation Mechanisms



## Implementation Mechanisms as “Bridges”

- “Gap” between the “levels” of program specification and execution


Program Specification

Machine



## Implementation Mechanisms as “Bridges”


- “Gap” between the “levels” of program specification and execution






## Implementation Mechanisms as “Bridges”

- “Gap” between the “levels” of program specification and execution



## Implementation Mechanisms as “Bridges”

- “Gap” between the “levels” of program specification and execution



State : Variables  
Operations: Expressions,  
Control Flow

State : Memory,  
Registers  
Operations: Machine  
Instructions



# High and Low Level Abstractions

Input C statement

```
a = b<10?b:c;
```

Spim Assembly Equivalent

```
lw    $t0, 4($fp) ;    t0 <- b           # Is b smaller
slti  $t0, $t0, 10 ;    t0 <- t0 < 10     # than 10?
not   $t0, $t0       ;    t0 <- !t0
bgtz  $t0, L0:        ;    if t0>0 goto L0
lw    $t0, 4($fp) ;    t0 <- b           # YES
b     L1:              ;    goto L1
L0: lw    $t0, 8($fp) ;L0: t0 <- c         # NO
L1: sw    0($fp), $t0 ;L1: a <- t0
```




# High and Low Level Abstractions

Input C statement

```
a = b<10?b:c;
```

Conditional jump



Spim Assembly Equivalent

```
lw    $t0, 4($fp) ;    t0 <- b           # Is b smaller
slti  $t0, $t0, 10 ;    t0 <- t0 < 10     # than 10?
not   $t0, $t0      ;    t0 <- !t0
bgtz  $t0, L0:      ;    if t0>0 goto L0
lw    $t0, 4($fp) ;    t0 <- b           # YES
b     L1:          ;    goto L1
L0: lw    $t0, 8($fp) ;L0: t0 <- c         # NO
L1: sw    0($fp), $t0 ;L1: a <- t0
```



# High and Low Level Abstractions

NOT Condition

Input C statement

```
a = b<10?b:c;
```

True Part

False Part

Spim Assembly Equivalent

```
lw    $t0, 4($fp) ;    t0 <- b           # Is b smaller
slti  $t0, $t0, 10 ;    t0 <- t0 < 10     # than 10?
not   $t0, $t0       ;    t0 <- !t0
bgtz  $t0, L0:        ;    if t0>0 goto L0
lw    $t0, 4($fp) ;    t0 <- b           # YES
b     L1:              ;    goto L1
L0: lw    $t0, 8($fp) ;L0: t0 <- c         # NO
L1: sw    0($fp), $t0 ;L1: a <- t0
```




# High and Low Level Abstractions

Input C statement

```
a = b<10?b:c;
```

Conditional jump



Spim Assembly Equivalent

```
lw    $t0, 4($fp) ;    t0 <- b           # Is b smaller
slti  $t0, $t0, 10 ;    t0 <- t0 < 10     # than 10?
not   $t0, $t0        ;    t0 <- !t0
bgtz  $t0, L0:         ;    if t0>0 goto L0
lw    $t0, 4($fp) ;    t0 <- b           # YES
b     L1:              ;    goto L1
L0: lw    $t0, 8($fp) ;L0: t0 <- c         # NO
L1: sw    0($fp), $t0 ;L1: a <- t0
```



# Implementation Mechanisms

- Translation = Analysis + Synthesis
- Interpretation = Analysis + Execution



## Implementation Mechanisms

- Translation = Analysis + Synthesis  
Interpretation = Analysis + Execution

- Translation      Instructions       $\Rightarrow$       Equivalent Instructions





## Implementation Mechanisms


- Translation = Analysis + Synthesis  
Interpretation = Analysis + Execution

• Translation      Instructions  $\Rightarrow$  Equivalent Instructions


Interpretation      Instructions  $\Rightarrow$  Actions Implied by Instructions



# Language Implementation Models




# Language Processor Models




## *Part 2*

# *An Overview of Compilation Phases*


# The Structure of a Simple Compiler



# The Structure of a Simple Compiler



# The Structure of a Simple Compiler



# Translation Sequence in Our Compiler: Parsing

```
a=b<10?b:c;
```

Input






## Translation Sequence in Our Compiler: Parsing

a=b<10?b:c;

Input



Parse Tree

Issues:


- Grammar rules, terminals, non-terminals
- Order of application of grammar rules  
eg. is it (a = b<10?) followed by (b:c)?
- Values of terminal symbols  
eg. string "10" vs. integer number 10.



# Translation Sequence in Our Compiler: Semantic Analysis

a=b<10?b:c;

Input





Parse Tree



## Translation Sequence in Our Compiler: Semantic Analysis

a=b<10?b:c;

Input



Issues:



- Symbol tables  
Have variables been declared? What are their types?  
What is their scope?
- Type consistency of operators and operands  
The result of computing `b<10?` is `bool` and not `int`



## Translation Sequence in Our Compiler: IR Generation

a=b<10?b:c;

Input





# Translation Sequence in Our Compiler: IR Generation


`a=b<10?b:c;`

Input

Tree List



Parse Tree



Abstract Syntax Tree  
(with attributes)

Issues:

- Convert to maximal trees which can be implemented without altering control flow  
Simplifies instruction selection and scheduling, register allocation etc.
- Linearise control flow by flattening nested control constructs





# Translation Sequence in Our Compiler: Instruction Selection


**a=b<10?b:c;**

Input

Tree List



Parse Tree



Abstract Syntax Tree  
(with attributes)





# Translation Sequence in Our Compiler: Instruction Selection


**a=b<10?b:c;**

Input

Tree List



Parse Tree



Abstract Syntax Tree  
(with attributes)

Instruction List

```

T0 ← b
T0 ← T0 < 10
T0 ← ! T0
if T0 > 0 goto L0:
T1 ← b
goto L1:
L0: T1 ← c
L1: a ← T1

```

Issues:

- Cover trees with as few machine instructions as possible
- Use temporaries and local registers





# Translation Sequence in Our Compiler: Instruction Selection


`a=b<10?b:c;`

Input

Tree List



Parse Tree



Abstract Syntax Tree (with attributes)

Instruction List

```

T0 ← b
T0 ← T0 < 10
T0 ← ! T0
if T0 > 0 goto L0:
T1 ← b
goto L1:
L0: T1 ← c
L1: a ← T1
  
```

Issues:

- Cover trees with as few machine instructions as possible
- Use temporaries and local registers







# Translation Sequence in Our Compiler: Emitting Instructions


**a=b<10?b:c;**

Input

Tree List



Parse Tree



Abstract Syntax Tree (with attributes)

Instruction List

```

T0 ← b
T0 ← T0 < 10
T0 ← ! T0
if T0 > 0 goto L0:
T1 ← b
goto L1:
L0: T1 ← c
L1: a ← T1
  
```




# Translation Sequence in Our Compiler: Emitting Instructions

`a=b<10?b:c;`

Input

Tree List



AsgnStmnt

Issues:


- Offsets of variables in the stack frame
- Actual register numbers and assembly mnemonics
- Code to construct and discard activation records

Instruction List

```

T0 ← b
T0 ← T0 < 10
T0 ← ! T0
if T0 > 0 goto L0:
T1 ← b
goto L1:
L0: T1 ← c
L1: a ← T1

```



Abstract Syntax Tree (with attributes)

Assembly Code

```

lw  $t0, 4($fp)
slti $t0, $t0, 10
not  $t0, $t0
bgtz $t0, L0:
lw  $t0, 4($fp)
b   L1:
L0: lw  $t0, 8($fp)
L1: sw  0($fp), $t0


```




*Part 3*

# *Incremental Construction*


# In Search of Modularity in Compilation




# In Search of Modularity in Compilation




# In Search of Modularity in Compilation



# In Search of Modularity in Retargetable Compilation




# In Search of Modularity in Compilation





# Language Increments



## Proposed Assignment Plan: Deadlines

- Submission through moodle on alternate Fridays by 5:00 pm.

Assignment	Input	Evaluation-output	Deadline
1	Level 1	AST	Fri 20 Jan
2	Level 2	AST	Fri 03 Feb
3	Level 3	AST	Fri 17 Feb
Med-Semester Examination Week			
4	Level 3	Intermediate Code Generation	Fri 10 Mar
5	Level 3	Spim code	Fri 24 Mar
6	Level 4	Spim code	Fri 10 Apr



## Incentives for AP grade

Handle additional features

- Arrays and structs
- Input output
- Control flow graphs and data flow analysis



## Proposed Assignment Plan: Modalities

- Groups of two each
- A reference implementation will be provided for each assignment
- Base source code will be provided for the first assignment

For other assignments, a library module will be provided for phases that are not to be implemented



## Proposed Assignment Plan: Evaluation

- Evaluation will be by running diff on the output
  - ▶ Standard file names and directory names must be used
  - ▶ It will not be possible to entertain violations
  - ▶ Use your creativity inside your code, not in file names, Makefile commands and program output.
- Some marks will be reserved for
  - ▶ Participation in moodle discussion forum
  - ▶ Reporting bugs in the reference implementation on moodle



# Questions



# Assignment 0

- You are given five C programs
- Observe the following outputs generated by gcc

Representation	Enabling Switch
GIMPLE	<code>-fdump-tree-gimple</code>
CFG	<code>-fdump-tree-cfg</code>
Assembly	<code>-S</code>

