

MEMORY-REFERENCE INSTRUCTIONS

TABLE 5-4 Memory-Reference Instructions		
Symbol	Operation decoder	Symbolic description
AND	D_0	$AC \leftarrow AC \wedge M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	D_3	$M[AR] \leftarrow AC$
BUN	D_4	$PC \leftarrow AR$
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1,$ If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

AND:

$D_0T_4 : DR \leftarrow M[AR]$
 $D_0T_5 : AC \leftarrow AC \& DR,$
 $SC \leftarrow 0$

ADD:

$D_1T_4 : DR \leftarrow M[AR]$
 $D_1T_5 : AC \leftarrow AC + DR,$
 $E \leftarrow C_{out}$
 $SC \leftarrow 0$

LDA: LOAD AC

$D_2T_4 : DR \leftarrow M[AR]$
 $D_2T_5 : AC \leftarrow DR,$
 $SC \leftarrow 0$

; **VERİ YOLU** DOĞRUDAN **AC** YE BAĞLI DEĞİLDİR. BU YUZDEN ONCE **DR** YE DAHA SONRA **AC** YE VERİ AKTARILIR. **VERİ YOLUNUN** **AC** YE DOĞRUDAN BAĞLI OLMAMASININ SEBEBİ **TOPLAYICI VE MANTIK BİRLMLERİNDEKİ GECIKMELERDİR.**

STA: STORE AC

$D_3T_4 : M[AR] \leftarrow AC,$

$SC \leftarrow 0$

; **AC** NIN ÇIKIŞLARI **VERİ YOLUNA**, VERİ YOLUDA **BELLEĞİN VERİ GİRİŞLERİNE** BAĞLI OLDUGUNDAN **TEK BİR MİKRO İSLEMLE** YAPILABİLİR.

BUN: BRANCH UNCONDITIONAL

$D_4T_4 : PC \leftarrow AR,$

$SC \leftarrow 0$

BSA: BRANCH AND SAVE RETURN ADDRESS


$D_5T_4 : M[AR] \leftarrow PC,$

$AR \leftarrow AR + 1$

$D_5T_5 : PC \leftarrow AR,$

$SC \leftarrow 0$

Figure 5-10 Example of BSA instruction execution.



ISZ : INCREMENT AND SKIP IF ZERO

$D_6T_4 : DR \leftarrow M[AR]$

$D_6T_5 : DR \leftarrow DR + 1$

$D_6T_6 : M[AR] \leftarrow DR,$

if (DR is 0) then $PC \leftarrow PC + 1,$

$SC \leftarrow 0$




Figure 5-11 Flowchart for memory-reference instructions.