

CSE206

Digital Logic Design Sessional

Offline 2

Comparator, Adder / Subtractor



Bangladesh University of Engineering & Technology

Group: 02

Section: B2

Md. Farhan Mahtab

1805096

Md. Sultanul Arifin

1805097

Md. Shahrukh Islam

1805098

Kamruj Jaman Sheam

1805099

Utchchhwas Singha

1805100

Level - 2, Term - 1

Department of Computer Science and Engineering

Submitted on April 03, 2021

Question NO :1

Problem specification :

We have to design using basic gates, a 2-bit comparator to compare 2-bit numbers P and Q. The circuit should provide 3 output lines to indicate $P > Q$, $P = Q$ and $P < Q$.

Required Instruments:

1. NOT Gate (IC 7404)
2. AND Gate (IC 7408)
3. OR Gate (IC 7432)
4. Wires
5. Power source etc.

Truth Table :

Truth table for a 2-bit comparator to compare 2-bit numbers shown below :

P		Q		Output (Binary Code)		
P ₁	P ₀	Q ₁	Q ₀	L(P<Q)	E(P=Q)	G(P>Q)
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Required Equations:

E Function:

$P = Q$, only when $P_1 = Q_1$ and $P_0 = Q_0$

$$E = f(P = Q) = x_0 x_1$$

$$x_0 = \bar{P}_0 \bar{Q}_0 + P_0 Q_0 \quad [x_0 \text{ is true when the LSB are same}]$$

$$x_1 = \bar{P}_1 \bar{Q}_1 + P_1 Q_1 \quad [x_1 \text{ is true when the MSB are same}]$$

G Function:

We can observe that, $P > Q$ in either of two cases

- $P_1 > Q_1$
- $P_1 = Q_1$ and $P_0 > Q_0$

So,

$$G = f(P > Q) = P_1 \bar{Q}_1 + x_1 P_0 \bar{Q}_0$$

$$x_1 = \bar{P}_1 \bar{Q}_1 + P_1 Q_1 \quad [x_1 \text{ is true when the MSB are same}]$$

L function:

We can observe that, $P < Q$ in either of two cases

- $P_1 < Q_1$
- $P_1 = Q_1$ and $P_0 < Q_0$

So,

$$L = f(P < Q) = \bar{P}_1 Q_1 + x_1 \bar{P}_0 Q_0$$

$$x_1 = \bar{P}_1 \bar{Q}_1 + P_1 Q_1 \quad [x_1 \text{ is true when the MSB are same}]$$

Circuit Diagram:




Fig: Logic Circuit Diagram for 2-bit Comparator

Question No: 2

Problem Specification:

We are required to design a 1-bit full subtractor circuit using basic logic gates. The inputs are **D** (minuend), **E** (subtrahend), **F** (Previous Borrow) and the outputs are **R** (Difference), **B** (Output Borrow).

Required Instruments:

1. NOT Gate (IC 7404) – Quantity: X
2. AND Gate (IC 7408) – Quantity: X
3. OR Gate (IC 7432) – Quantity: X
4. Input pins – Quantity: 3
5. Output pins – Quantity: 2
6. Wires, power source etc.

Truth Table:

Input			Output	
D	E	F	R	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for **R**:

		00	01	11	10
		E'F'	E'F	EF	EF'
0	D'	0	1	0	1
1	D	1	0	1	0

From the K-map,

$$\begin{aligned}
 \mathbf{R} &= \mathbf{DE'F'+D'E'F+DEF+D'EF'} \\
 &= \mathbf{DEF+D'E'F+D'EF'+DE'F'} && [\textit{Commutative Law}] \\
 &= \mathbf{(DE+D'E')F+(D'E+DE')F'} && [\textit{Distributive Law}] \\
 &= \mathbf{(D \text{ XNOR } E)F+(D \text{ XOR } F)F'} && [A'B+AB'=A \text{ XOR } B \text{ and } AB+A'B'=A \text{ XNOR } B] \\
 &= \mathbf{(D \text{ XOR } E)'F+(D \text{ XOR } E)F'} && [A \text{ XNOR } B = (A \text{ XOR } B)'] \\
 &= \mathbf{(D \text{ XOR } E) \text{ XOR } F}
 \end{aligned}$$

K-map for **B**:

		00	01	11	10
		E'F'	E'F	EF	EF'
0	D'	0	1	1	1
1	D	0	0	1	0

From the K-map,

$$\mathbf{B = D'F+D'E+EF}$$

$$= D'E + D'F + EF \quad [\text{Distributive Law}]$$

Circuit Diagram:




Fig: Logic Circuit Diagram for 1-bit Subtractor