




Verification of Inputs for Half Adder





Verification of Inputs for Half Subtractor




Verification of Inputs for Full Adder




Verification of Inputs for Full Subtractor






4-1 Mux



1-4 Demux



7 Segment Display

