




USB Connector




3.3V LDO




ESP Prog header




Ambient Light Sensor




Cathode debounce




Wi Fi Module




Anode switches





LEDs



LED Driver









Clock Face

Revision *
Saved on 01 Nov 2025

[chs](#)

Sheet * of *





Electrical Rules Check Report

Class	Document	Message
		Successful Compile for clock_led.PrjPct

Design Rules Verification Report

Filename : E:\dev\clock_monsieur\pcb\clock_led.PcbDoc

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=4mil) (All),(All'	0
Clearance Constraint (Gap=4mil) (InNetClass('K[0..15]')),(InNetClass('K[0..15]'))	0
Short-Circuit Constraint (Allowed=No) (All),(All'	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=3mil) (Max=39.37mil) (Preferred=4mil) (All'	0
Routing Layers(All)	0
Routing Via (Templates Used To Check Via: GND_VIA, LED_ROUTING, SW_ROUTING, TH_TEST_VIA, v70h30mC	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Preferred=10mil) and Widt	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4	0
Hole Size Constraint (Min=1mil) (Max=236.22mil) (All'	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=10mil) (All),(All'	0
Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All'	0
Silk To Solder Mask (Clearance=0mil) (False),(All'	0
Silk to Silk (Clearance=0mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
Component Clearance Constraint (Horizontal Gap = 4.921mil, Vertical Gap = 10mil) (All),(All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All'	0
Total	0