









## **Electrical Rules Check Report**

Class	Document	Message
		Successful Compile for clock_led.PrjPct

Friday 31 Oct 2025 9:56:07 PN: Page 1 of 7

## **Design Rules Verification Report**Filename: E:\dev\clock\_monsieur\pcb\clock\_led.PcbDoc

Warnings 0 Rule Violations 0

Warnii	S	
Total		0

Rule Violations		
Clearance Constraint (Gap=0.102mm) (All),(All)	0	
Clearance Constraint (Gap=0.102mm) (InNetClass('K[015]')),(InNetClass('K[015]')	0	
Short-Circuit Constraint (Allowed=No) (All),(All)	0	
Un-Routed Net Constraint ( (All) )	0	
Modified Polygon (Allow modified: No), (Allow shelved: No)	0	
Width Constraint (Min=0.076mm) (Max=1mm) (Preferred=0.102mm) (All	0	
Routing Layers(All)	0	
Routing Via (Templates Used To Check Via: GND_VIA, LED_ROUTING, SW_ROUTING, TH_TEST_VIA, v70h30m0	0	
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.254mm) (Max=0.254mm) (Prefered=0.254mm)	0	
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm	0	
Hole Size Constraint (Min=0.025mm) (Max=6mm) (All	0	
Pads and Vias to follow the Drill pairs settings	0	
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0	
Minimum Solder Mask Sliver (Gap=0.1mm) (All), (All)	0	
Silk To Solder Mask (Clearance=0mm) (False),(All)	0	
Silk to Silk (Clearance=0mm) (All),(All)	0	
Net Antennae (Tolerance=0mm) (All)	0	
Component Clearance Constraint ( Horizontal Gap = 0.125mm, Vertical Gap = 0.254mm ) (All),(All)		
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All		
Total	0	

Page 1 of i Friday 31 Oct 2025 9:56:07 PN