























Electrical Rules Check Report

Class	Document	Message
		Successful Compile for clock_led.PrjPct


Design Rules Verification Report


Filename : E:\dev\clock_monsieur\pcb\clock_led.PcbDoc


Warnings 0
Rule Violations 0


Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.102mm) (All),(All)	0
Clearance Constraint (Gap=0.102mm) (InNetClass('CATHODES')),(InNetClass('CATHODES'))	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint (All)	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.076mm) (Max=1mm) (Preferred=0.102mm) (All	0
Routing Layers(All)	0
Routing Via (Templates Used To Check Via: GND_VIA, LED_ROUTING, SW_ROUTING, S_ROUTING	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=6mm) (All	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)	0
Silk To Solder Mask (Clearance=0mm) (False),(All)	0
Silk to Silk (Clearance=0mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Component Clearance Constraint (Horizontal Gap = 0.125mm, Vertical Gap = 0.254mm) (All),(All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All	0
Total	0









BOOT

SW3

SW4

SW2

S_D8

S_D7

S_D6

S_D5

S_D1

S_D2

S_D3

S_D4

SW1

USB

LDO_3v3

C24

C25

C3

C2

R1

R18

R17

RESET

WiFi_Module

RX TX EN
I00 GND VCC

R38

C1

C12

C11

C10

C9

C8

C7

C5

C6

C14

C13

C15

C16

C17

C18

C19

C20

R3

C4

R2