










Electrical Rules Check Report

Class	Document	Message
		Successful Compile for clock_led.PrjPct


Design Rules Verification Report


Filename : E:\dev\clock_monsieur\pcb\clock_led.PcbDoc


Warnings 0
Rule Violations 0


Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=4mil) (All),(All'	0
Clearance Constraint (Gap=4mil) (InNetClass('CATHODES')),(InNetClass('CATHODES')	0
Short-Circuit Constraint (Allowed=No) (All),(All'	0
Un-Routed Net Constraint (All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No'	0
Width Constraint (Min=3mil) (Max=39.37mil) (Preferred=4mil) (All'	0
Routing Layers(All)	0
Routing Via (Templates Used To Check Via: GND_VIA, LED_ROUTING, SW_ROUTING, S_ROUTING	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil) and Widt	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4	0
Hole Size Constraint (Min=1mil) (Max=236.22mil) (All'	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=10mil) (All),(All'	0
Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All'	0
Silk To Solder Mask (Clearance=0mil) (False),(All'	0
Silk to Silk (Clearance=0mil) (All),(All'	0
Net Antennae (Tolerance=0mil) (All'	0
Component Clearance Constraint (Horizontal Gap = 4.921mil, Vertical Gap = 10mil) (All),(All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All'	0
Total	0









BOOT

SW3

SW4

SW2

U2

U3

SW1

USB

LDO_3v3

C24

C25

C3

C2

R1

R18

R17

RESET

WiFi_Module

R38

C14

C13

C15

C16

C17

C18

C19

C20

C11

C12

C10

C9

C8

C7

C6

C5

R3

C4

R2

RX TX EN
I00 GND VCC