





Design Rules Verification Report Filename: C:\dev\react4\pcb\react4\react4\react4.PcbDoc

Warnings 0 Rule Violations 0

Warnings Total

Rule Violations	
Clearance Constraint (Gap=6mil) (All), (All)	0
Short-Circuit Constraint (Allowed=No) (All), (All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=5mil) (Max=100mil) (Preferred=5mil) (All)	0
Power Plane Connect Rule(Relief Connect) (Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Hole Size Constraint (Min=1mil) (Max=300mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=5mil) (All),(All)	0
Silk To Solder Mask (Clearance=0mil) (IsPad),(All)	0
Silk to Silk (Clearance=0mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
RoomDefinition (Bounding Region = (32259.646mil, 32029.646mil, 36393.505mil, 36163.505mil) (OnLayer('Bottom	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0
Total	0

Page 1 of 1 Thursday 1 Apr 2021 3:08:07 PN.

