




Title		
Size	Number	Revision
A4		
Date:	4 28 2026	Sheet of
File:	E:\dev\hid_keyboard\pcb\usb_c\usb_c.SchDoc	Drawn By:

Design Rules Verification Report

Filename : E:\dev\hid_kbd\pcb\usb_c\usb_c.PcbDoc

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.102mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint (All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.102mm) (Max=0.762mm) (Preferred=0.127mm) (All	0
Routing Topology Rule(Topology=Shortest) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.349mm) (Max=10mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.099mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.254mm) (False),(False)	0
Silk to Silk (Clearance=0mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) ((OnLayer('Top Layer') AND OnLayer('Bottom Layer'))	0
Height Constraint (Min=0mm) (Max=100mm) (Preferred=12.7mm) (All	0
Total	0

Electrical Rules Check Report

Class	Document	Message
		Successful Compile for

