

A

A

B


B

C

C

D

D



Title		
Size	Number	Revision
A4		
Date:	5 07 2026	Sheet of
File:	E:\dev\hid_kbd\pcb\usb_c\usb_c.SchDoc	Drawn By:

Designator	Quantity	Comment	Description	Footprint	JLCPCB Part #
C6, C7	2	1uF	MLCC	MLCC_0603	C29936
D1	1	20mA	LED	SMT_LED_0603	C205445
D6, D7, D8	3	TVS_DIODE	TVSDiode	TVS_DIODE	C151980
F2	1	1A	Resettable fuse	FUSE0603_1608 0.5MM	C210357
R1	1	680r	Resistor	SMT_RES_0603	C23228
R2, R3	2	5.1k	Resistor	SMT_RES_0603	C25804
R6, R7, R8	3	220r	Resistor	SMT_RES_0603	C27592
R10	1	10k	Resistor	SMT_RES_0603	C25804
U1	1	CH554E	CH554E	MSOP10	C111293
USB	1	USB_C_16_PIN	USB Receptacle TYPE-C 16PIN 2MD	USB_C_16PIN	C2765186

Electrical Rules Check Report

Class	Document	Message
		Successful Compile for

Design Rules Verification Report

Filename : E:\dev\hid_kbd\pcb\usb_c\usb_c.PcbDoc

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.102mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint (All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.102mm) (Max=0.762mm) (Preferred=0.127mm) (All	0
Routing Topology Rule(Topology=Shortest) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.349mm) (Max=10mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.099mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.254mm) (False),(False)	0
Silk to Silk (Clearance=0mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) ((OnLayer('Top Layer') AND OnLayer('Bottom Layer'))	0
Height Constraint (Min=0mm) (Max=100mm) (Preferred=12.7mm) (All	0
Total	0