Design Rules Verification ReportFilename: C:\Dev\wifi-lights\pcbs\buck3\buck3.PcbDoc

Warnings 0 Rule Violations 0

Warnings	
Total	0

Rule Violations	0	
Clearance Constraint (Gap=15.748mil) (InNet('24V') Or InNet('VOUT')), (InNet('24V') Or InNet('VOUT'))		
Clearance Constraint (Gap=5mil) (IsStitchingVia and InNet('SGND')),((IsVia and (Not IsStitchingVia)) Or IsPad)		
Modified Polygon (Allow modified: No), (Allow shelved: No)		
Net Antennae (Tolerance=0mil) (All)		
Silk to Silk (Clearance=0mil) (All),(All)		
Minimum Solder Mask Sliver (Gap=2mil) (All),(All)		
Hole To Hole Clearance (Gap=10mil) (All),(All)		
Hole Size Constraint (Min=11.811mil) (Max=100mil) (All)	0	
Pads and Vias to follow the Drill pairs settings	0	
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0	
Component Clearance Constraint (Horizontal Gap = 10mil, Vertical Gap = Infinite) (All),(All)	0	
Routing Via (Templates Used To Check Via: GND_STITCH, v50h30m0mx0, v50h30mx0, v60h40m0mx0) (All)		
Routing Layers(All)		
Width Constraint (Min=5mil) (Max=50mil) (Preferred=5mil) (All)	0	
Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)		
Clearance Constraint (Gap=5mil) (All),(All)		
Un-Routed Net Constraint ((All))		
Short-Circuit Constraint (Allowed=Yes) (InNet('GND')),(InNet('SGND'))	0	
Board Clearance Constraint (Gap=0mil) (All)	0	
Board Clearance Constraint (Gap=0mil) (OnLayer('Top Overlay') or OnLayer('Bottom Overlay'))		
Clearance Constraint (Gap=7.874mil) (InNet('SW') Or InNet('24V') Or InNet('VOUT) Or InNet('?DRV') Or InNet('GND')		
Minimum Annular Ring (Minimum=3mil) (All)		
Clearance Constraint (Gap=10mil) (InNet('HDRV') Or InNet('LDRV') Or InNet('SW')), (InNet('HDRV') Or InNet('LDRV') Or		
Clearance Constraint (Gap=5mil) (IsStitchingVia and InNet('GND')),((IsVia and (Not IsStitchingVia)) Or IsPad)		
Total	0	
L .		

Page 1 of 1 Sunday 1 Dec 2019 5:42:48 PN