# **SCE212 Project 3: Simulating Cache Behavior**

Due 11:59 pm, December 15th

#### 1. Overview

This project is intended to help you understand the principle of caching by implementing a data cache. The main part of this project is to simulate a data cache for evaluating memory access traces. The cache should be configurable to adjust capacity, associativity, and block size with command-line options. You must support an extra option to print out the content of the cache.

#### 2. Simulation Details

In this project, you will implement a simple cache simulator running for memory trace files. Each input file consists of a sequence of read (load) or write (store) operations with memory addresses. For each step, the cache simulator reads a line of the input file and simulates the internal operation of the cache. The write policy of the cache must be *write-allocate* and *write-back*. The replacement policy must be the perfect LRU.

# 2.1 Input Traces

The input trace we provided comes from selected SPEC-CPU benchmarks which are widely used in academia and industry to evaluate the processor architecture. Each trace (benchmark) has its own behavior accessing memory so that we can observe different locality characteristics for the traces. Here are the first 10 lines of the sample input/simple file.

```
$ head sample_input/simple
R 0x10001000
R 0x10001020
R 0x10001040
R 0x10001060
R 0x10001000
R 0x10001040
R 0x10001040
W 0x100010a0
W 0x10001004
W 0x10001024
```

The first column presents the access type either read (R) or writhe (W). The memory address is in the second column. Note that our trace does not include the actual content (data) corresponding to the memory address because the goal of this project is to simulate the cache behavior instead of caching the contents.

### 2.2 Setting Up the Cache (Task #1)

To simulate the data cache, we need to define the capacity, associativity, and block size. These three parameters must be configurable as a command line interface. The skeleton code already implemented the routine handling of the options. So, you are supposed to complete the build\_cache() function in the cache.c file. In cache.h, we define the cache data structure, called struct sce212cache, which contains sets (struct cache\_set), ways (n\_ways), and configurations (n\_set\_bits and n\_data\_bits). The first task is to understand the structure of sce212cache and then complete the build\_cache() function. Again, please note that our cache does not hold the actual data for the simulation purpose. Instead, we only keep the tag value.

# 2.3 Evaluating Traces with the Cache (Task #2)

Once you complete task #1, it is time to work on evaluating the cache for the trace files. In this project, we provide the skeleton code reading the trace from the file and extracting the access type and memory address. Your task is to implement the access\_cache() function in the cache.c file. In the function, you need to write codes looking up the cache for a given memory address and then figure out whether the requested memory can be found in the cache or not. The tag matching procedure should be implemented. If you can find the requested cache block (as known as cache hit), you need to update the age field (which is used for LRU replacement) of the cache. Also, you may update the dirty bit depending on the access type.

If the requested memory block is not in your cache, you need to allocate a cache block by either finding an empty space or evicting a cache block that is least recently used in the given cache set. After that, you need to update the tag information and other fields (valid, age, and dirty). Since we assume that our cache is write-allocate, you need to properly set the relevant field according to the access type.

Finally, our simulator counts total number of hits, misses, and write-backs for a given trace file. So, we need to update the values through call-by-reference in access cache().

# 3. Getting the Skeleton Code

You can download the skeleton code from the GitHub repository to the server or local machines. Then you are ready to start the project.

→ Go to the following page: <a href="https://github.com/csl-ajou/sce212-project3">https://github.com/csl-ajou/sce212-project3</a>

Be sure to read the **README.md** file for some useful information. It includes an explanation of each file and which files you are allowed to modify for this project. You are only allowed to modify the cache.c file because the grading script works on the provided sample\_input and sample\_output files described in the following section.

# 4. Building and Running the Cache Simulator

As Project 1, we provide the Makefile to build and test your code. If you are not familiar with how Makefile works, we highly recommend you visit this <u>website</u>.

## 4.1 Building your code

#### # Step1: Let's move the directory we cloned

```
$ git clone http://github.com/csl-ajou/sce212-project3.git
$ 1s
sce212-project3

#TIPS: Try to use the Tab key when navigating directories or files
$ cd sce212-project3
```

#### # Step 2: Trying to build the skeleton codes

#### # Step 3: You can find the executable binary (sce212cache)

```
$ ls
cache.c cache.h cache.o Makefile README.md sample_input
sample_output sce212cache sce212cache.c sce212cache.o
```

### 4.2 Testing the cache we built

#### # Step 1: Our simulator requires a memory trace file

```
$ ./sce212cache
Usage: ./sce212cache [-c cap:assoc:block_size] [-x] input_trace
```

The skeleton code handles the three parameters specified with '-c' option. You can change the parameters and see the cache statistics such as the number of hits and misses. For correctness, we provide the option of printing out the cached address (tag) information with '-x'.

- -c: cache configuration (capacity:associativity:block\_size)
- -x : dump the cached address (tag) at the end of simulation

#### # Step 2: Running the simulator with the provided sample inputs

```
$ ls sample input/
gcc libquantum milc simple
# Run the simulator with options
# Note that the below result comes from reference code, not the skeleton code.
$ ./sce212cache -c 1024:8:8 -x sample input/simple
Cache Configuration:
Capacity: 1024B
Associativity: 8way
Block Size: 8B
Cache Stat:
Total reads: 12
Total writes: 7
Write-backs: 0
Read hits: 6
Write hits: 7
Read misses: 6
Write misses: 0
Cache Tags:
WAY[0] WAY[1]
WAY[5] WAY[6] WAY[7]
                       WAY[2] WAY[3] WAY[4]
SET[0]: 0x10001000 0x10001080 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000
0x0000000 0x00000000 0x00000000
SET[2]: 0x00000000 0x00000000
                       0x00000000 0x00000000 0x00000000
0x0000000 0x0000000 0x00000000
0x0000000 0x00000000 0x00000000
SET[4]: 0x10001020 0x100010a0 0x00000000 0x00000000 0x00000000
0x0000000 0x00000000 0x00000000
0x0000000 0x00000000 0x000000000
0x0000000 0x0000000 0x00000000
0x0000000 0x0000000 0x00000000
```

```
0x00000000 0x00000000 0x00000000
0x0000000 0x0000000 0x00000000
SET[10]: 0x00000000 0x00000000
                 0x00000000 0x00000000 0x00000000
0x0000000 0x00000000 0x000000000
SET[11]: 0x00000000 0x00000000
                 0x00000000 0x00000000 0x00000000
0x0000000 0x0000000 0x00000000
0x0000000 0x00000000 0x00000000
0x0000000 0x0000000 0x00000000
0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000
```

Once you run the sce212cache binary with a trace file, it will print the cache configuration first and then you can see the statistics such as how many reads and writes are performed and the number of cache hits and misses. If you have the option of printing out the cache tags, you are able to see the tag information which is cached. Note that when running from skeleton code, you may probably face the segmentation error. This is because the skeleton code does not have a proper build\_cache() function.

# 4.3 Comparing the generated output with the reference output

```
$ ./sce212cache -c 1024:8:8 -x sample input/simple | diff -Naur
sample output/simple -
--- sample output/simple 2022-11-29 21:26:57.398061766 +0900
+++ -2022-11-29 21:36:06.979967252 +0900
@@ -1,36 +0,0 @@
-Cache Configuration:
-Capacity: 1024B
-Associativity: 8way
-Block Size: 8B
-Cache Stat:
______
-Total reads: 12
-Total writes: 7
-Write-backs: 0
-Read hits: 6
-Write hits: 7
-Read misses: 6
-Write misses: 0
-Cache Content:
                     WAY[1]
                                WAY[2]
          WAY[0]
                                            WAY[3]
                                                       WAY [4]
```

WAY[5]	WAY[6]	WAY[7]		
-SET[0]:	0x10001000	0x10001080	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[1]:	0x0000000	0x0000000	0x0000000	0x00000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[2]:	0x0000000	0x0000000	0x0000000	0x00000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[3]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[4]:	0x10001020	0x100010a0	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[5]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[6]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[7]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[8]:	0x10001040	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[9]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[10]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[11]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[12]:	0x10001060	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[13]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[14]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	
-SET[15]:	0x0000000	0x0000000	0x0000000	0x0000000
0x00000000	0x0000000	0x0000000	0x0000000	

To figure out which cache sets and ways are different from the reference output, we use the diff utility or you can use Makefile to test individual samples. Since the skeleton code does not generate the correct output, it prints all the lines that are different. If you implement the code as intended, the diff utility will print nothing like the below. It means that your output file is the same as the reference output in the sample\_output directory.

# 5. Grading Policy

Grades will be given based on the 4 examples provided for this project provided in the sample\_input directory. Your simulator should print the same output as the files in the sample output directory.

We will be automating the grading procedure by seeing any differences between the files in the

sample\_output directory and the result of your simulator executions. Please make sure that your outputs are identical to the files in the sample output directory.

You are encouraged to use the diff command to compare your outputs to the provided outputs. If there are any differences (including whitespaces), the diff program will print the different lines. If there are no differences, nothing will be printed as mentioned before. Furthermore, we have provided a simple checking mechanism in the Makefile. Executing the following command will automate the checking procedure.

\$ make test

There are 4 code segments to be graded, and you will be granted 20 points for each correct binary code and being **Correct** means that every digit and location is the same as the given output of the example. If a digit is not the same, you will receive **0** points for the example.

#### 6. Submission

Before submitting your code to PAsubmit, it is highly recommended to complete the work on your local Linux system environment used in project0. In this project, you just need to upload the cache.c file to <a href="https://sslab.ajou.ac.kr/pasubmit/">https://sslab.ajou.ac.kr/pasubmit/</a>. After then, you should check that your code works like your local environment. Of course, you can test your code on PAsubmit as many as you want. Please make sure that you can see the same result on the submission site as well.

# 7. Updates/Announcements

If there are any updates to the project, including additional tools/inputs/outputs, or changes, we will post a notice on the Ajou BB and send you an e-mail using the Ajou BB system. Frequently check your AjouBB linked e-mail account or the AjouBB notice board for updates.

#### 8. Misc

We will accept your late submissions, but your score will lose up to 50%. Please do not give up the project.

Be aware of plagiarism! Although it is encouraged to discuss with others and refer to extra materials, **copying other students or opening code publicly is strictly banned**. The TAs will compare your source code with other team's code. If you are caught, you will receive a penalty for plagiarism.

Last semester, we found a couple of plagiarism cases through an automated tool. Please do not try to cheat TAs. If you have any requests or questions regarding administrative issues (such as late submission due to an unfortunate accident, PAsubmit is not working), please send an e-mail to the TAs (jiw8967@ajou.ac.kr / gnup@ajou.ac.kr ).