

RA6M2 Group R01DS0357EJ0120 Rev.1.20

Datasheet Dec 23, 2022

Leading performance 120-MHz Arm® Cortex®-M4 core, up to 1-MB code flash memory, 384-KB SRAM, Capacitive Touch Sensing Unit, Ethernet MAC Controller, USB 2.0 Full-Speed, SDHI, Quad SPI, security and safety features, and advanced analog.

Features

■ Arm Cortex-M4 Core with Floating Point Unit (FPU)

- · Armv7E-M architecture with DSP instruction set
- Maximum operating frequency: 120 MHz
- Support for 4-GB address space
- On-chip debugging system: JTAG, SWD, and ETM
- Boundary scan and Arm Memory Protection Unit (Arm MPU)

■ Memory

- Up to 1-MB code flash memory (40 MHz zero wait states)
- 32-KB data flash memory (125,000 erase/write cycles)
- Up to 384-KB SRAM
- Flash Cache (FCACHE)
- Memory Protection Units (MPU)
- Memory Mirror Function (MMF)
- 128-bit unique ID

■ Connectivity

- Ethernet MAC Controller (ETHERC)
- Ethernet DMA Controller (EDMAC)
- USB 2.0 Full-Speed (USBFS) module - On-chip transceiver
- Serial Communications Interface (SCI) with FIFO × 10
- Serial Peripheral Interface (SPI) × 2
- I²C bus interface (IIC) × 3
- Controller Area Network (CAN) × 2
- Serial Sound Interface Enhanced (SSIE)
- SD/MMC Host Interface (SDHI) × 2
- Quad Serial Peripheral Interface (QSPI)
- · IrDA interface
- Sampling Rate Converter (SRC)
- · External address space
- 8-bit or 16-bit bus space is selectable per area
- SDRAM support

Analog

- 12-bit A/D Converter (ADC12) with 3 sample-and-hold circuits each \times 2
- 12-bit D/A Converter (DAC12) × 2
- High-Speed Analog Comparator (ACMPHS) × 6
- Temperature Sensor (TSN)

■ Timers

- General PWM Timer 32-bit Enhanced High Resolution $(GPT32EH) \times 4$
- General PWM Timer 32-bit Enhanced (GPT32E) × 4
- General PWM Timer 32-bit (GPT32) × 6
- Low Power Asynchronous General-Purpose Timer (AGT) × 2
- Watchdog Timer (WDT)

■ Safetv

- Error Correction Code (ECC) in SRAM
- · SRAM parity error check
- Flash area protection
- · ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection
- Main oscillator stop detection
- · Illegal memory access

System and Power Management

- Low power modes
- Realtime Clock (RTC) with calendar and VBATT support
- Event Link Controller (ELC)
- DMA Controller (DMAC) × 8
- Data Transfer Controller (DTC)
- Key Interrupt Function (KINT)
- Power-on reset
- Low Voltage Detection (LVD) with voltage settings

■ Security and Encryption

- AES128/192/256
- 3DES/ARC4
- SHA1/SHA224/SHA256/MD5
- GHASH
- RSA/DSA/ECC
- True Random Number Generator (TRNG)

■ Human Machine Interface (HMI)

- Capacitive Touch Sensing Unit (CTSU)
- Parallel Data Capture Unit (PDC)

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (8 to 24 MHz)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (16/18/20 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- IWDT-dedicated on-chip oscillator (15 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- Clock out support

■ General-Purpose I/O Ports

- Up to 110 input/output pins
- Up to 1 CMOS input
- Up to 109 CMOS input/output
 - Up to 21 input/output 5 V tolerant - Up to 18 high current (20 mA)

■ Operating Voltage

VCC: 2.7 to 3.6 \

■ Operating Temperature and Packages

- $Ta = -40^{\circ}C \text{ to } +105^{\circ}C$
- 145-pin LGA (7 mm × 7 mm, 0.5 mm pitch)
- 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch) - 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch)

1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm®-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a high-performance Arm Cortex®-M4 core running up to 120 MHz with the following features:

- Up to 1-MB code flash memory
- 384-KB SRAM
- Capacitive Touch Sensing Unit (CTSU)
- Ethernet MAC Controller (ETHERC), USBFS, SD/MMC Host Interface
- Quad Serial Peripheral Interface (QSPI)
- Security and safety features
- 12-bit A/D Converter (ADC12)
- 12-bit D/A Converter (DAC12)
- Analog peripherals.

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm Cortex-M4 core	Maximum operating frequency: up to 120 MHz Arm Cortex-M4 core: Revision: r0p1-01rel0 ARMv7E-M architecture profile Single precision floating-point unit compliant with the ANSI/IEEE Std 754-2008. Arm Memory Protection Unit (Arm MPU): Armv7 Protected Memory System Architecture Byrotect regions. SysTick timer: Driven by SYSTICCLK (LOCO) or ICLK.

Table 1.2 Memory

Feature	Functional description
Code flash memory	Maximum 1-MB code flash memory. See section 53, Flash Memory in User's Manual.
Data flash memory	32-KB data flash memory. See section 53, Flash Memory in User's Manual.
Memory Mirror Function (MMF)	The Memory Mirror Function (MMF) can be configured to mirror the target application image load address in code flash memory to the application image link address in the 23-bit unused memory space (memory mirror space addresses). Your application code is developed and linked to run from this MMF destination address. The application code does not need to know the load location where it is stored in code flash memory. See section 5, Memory Mirror Function (MMF) in User's Manual.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset. See section 7, Option-Setting Memory in User's Manual.
SRAM	On-chip high-speed SRAM with either parity-bit or Error Correction Code (ECC). The first 32 KB of SRAM0 error correction capability using ECC. Parity check is performed for other areas. See section 51, SRAM in User's Manual.
Standby SRAM	On-chip SRAM that can retain data in Deep Software Standby mode. See section 52, Standby SRAM in User's Manual.

Table 1.3 System (1 of 2)

Feature	Functional description
Operating modes	Two operating modes: • Single-chip mode • SCI or USB boot mode. See section 3, Operating Modes in User's Manual.
Resets	14 resets: RES pin reset Power-on reset Voltage monitor 0 reset Voltage monitor 1 reset Voltage monitor 2 reset Independent watchdog timer reset Watchdog timer reset Deep Software Standby reset SRAM parity error reset SRAM ECC error reset Bus master MPU error reset Bus slave MPU error reset Stack pointer error reset Software reset. See section 6, Resets in User's Manual.
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) function monitors the voltage level input to the VCC pin, and the detection level can be selected using a software program. See section 8, Low Voltage Detection (LVD) in User's Manual.
Clocks	Main clock oscillator (MOSC) Sub-clock oscillator (SOSC) High-speed on-chip oscillator (HOCO) Middle-speed on-chip oscillator (MOCO) Low-speed on-chip oscillator (LOCO) PLL frequency synthesizer IWDT-dedicated on-chip oscillator Clock out support. See section 9, Clock Generation Circuit in User's Manual.
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock to be used as a measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated. See section 11, Clock Frequency Accuracy Measurement Circuit (CAC) in User's Manual.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the NVIC/DTC module and DMAC module. The ICU also controls NMI interrupts. See section 10, Interrupt Controller Unit (ICU) in User's Manual.
Key Interrupt Function (KINT)	A key interrupt can be generated by setting the Key Return Mode Register (KRM) and inputting a rising or falling edge to the key interrupt input pins. See section 21, Key Interrupt Function (KINT) in User's Manual.
Low power modes	Power consumption can be reduced in multiple ways, such as by setting clock dividers, controlling EBCLK output, controlling SDCLK output, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes. See section 12, Low Power Modes in User's Manual.
Battery backup function	A battery backup function is provided for partial powering by a battery. The battery powered area includes the RTC, SOSC, backup memory, and switch between VCC and VBATT. See section 13, Battery Backup Function in User's Manual.
Register write protection	The register write protection function protects important registers from being overwritten because of software errors. See section 14, Register Write Protection in User's Manual.
Memory Protection Unit (MPU)	Four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided for memory protection. See section 16, Memory Protection Unit (MPU) in User's Manual.

Table 1.3 System (2 of 2)

Feature	Functional description
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down-counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, a non-maskable interrupt or interrupt can be generated by an underflow. A refresh-permitted period can be set to refresh the counter and be used as the condition for detecting when the system runs out of control. See section 27, Watchdog Timer (WDT) in User's Manual.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down-counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or interrupt for a timer underflow. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically on a reset, underflow, or refresh error, or by a refresh of the count value in the registers. See section 28, Independent Watchdog Timer (IWDT) in User's Manual.

Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals to connect them to different modules, enabling direct interaction between the modules without CPU intervention. See section 19, Event Link Controller (ELC) in User's Manual.

Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request. See section 18, Data Transfer Controller (DTC) in User's Manual.
DMA Controller (DMAC)	An 8-channel DMAC module is provided for transferring data without the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address. See section 17, DMA Controller (DMAC) in User's Manual.

Table 1.6 External bus interface

Feature	Functional description
External buses	 CS area (EXBIU): Connected to the external devices (external memory interface) SDRAM area (EXBIU): Connected to the SDRAM (external memory interface) QSPI area (EXBIUT2): Connected to the QSPI (external device interface).

Table 1.7 Timers (1 of 2)

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with 14 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 23, General PWM Timer (GPT) in User's Manual.
Port Output Enable for GPT (POEG)	Use the Port Output Enable for GPT (POEG) function to place the General PWM Timer (GPT) output pins in the output disable state. See section 22, Port Output Enable for GPT (POEG) in User's Manual.
Low Power Asynchronous General- Purpose Timer (AGT)	The Low Power Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting of external events. This 16-bit timer consists of a reload register and a down-counter. The reload register and the down-counter are allocated to the same address, and can be accessed with the AGT register. See section 25, Low Power Asynchronous General-Purpose Timer (AGT) in User's Manual.



Table 1.7 Timers (2 of 2)

Feature	Functional description
Realtime Clock (RTC)	The Realtime Clock (RTC) has two counting modes, calendar count mode and binary count mode, that are controlled by the register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar. See section 26, Realtime Clock (RTC) in User's Manual.

Table 1.8 Communication interfaces (1 of 2)

Feature	Functional description
Serial Communications Interface (SCI)	The Serial Communications Interface (SCI) is configurable to five asynchronous and synchronous serial interfaces: • Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) • 8-bit clock synchronous interface • Simple IIC (master-only) • Simple SPI • Smart card interface. The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. Each SCI has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. See section 32, Serial Communications Interface (SCI) in User's Manual.
IrDA Interface (IrDA)	The IrDA interface sends and receives IrDA data communication waveforms in cooperation with the SCI1 based on the IrDA (Infrared Data Association) standard 1.0. See section 33, IrDA Interface in User's Manual.
I ² C bus interface (IIC)	The 3-channel I ² C bus interface (IIC) conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions. See section 34, I ² C Bus Interface (IIC) in User's Manual.
Serial Peripheral Interface (SPI)	Two independent Serial Peripheral Interface (SPI) channels are capable of high-speed, full-duplex synchronous serial communications with multiple processors and peripheral devices. See section 36, Serial Peripheral Interface (SPI) in User's Manual.
Serial Sound Interface Enhanced (SSIE)	The Serial Sound Interface Enhanced (SSIE) peripheral provides functionality to interface with digital audio devices for transmitting I ² S (Inter-Integrated Sound) 2ch, 4ch, 6ch, 8ch, Word Select (WS) Continue/Monaural/TDM audio data over a serial bus. The SSIE supports an audio clock frequency of up to 50 MHz, and can be operated as a slave or master receiver, transmitter, or transceiver to suit various applications. The SSIE includes 32-stage FIFO buffers in the receiver and transmitter, and supports interrupts and DMA-driven data reception and transmission. See section 39, Serial Sound Interface Enhanced (SSIE) in User's Manual.
Quad Serial Peripheral Interface (QSPI)	The Quad Serial Peripheral Interface (QSPI) is a memory controller for connecting a serial ROM (nonvolatile memory such as a serial flash memory, serial EEPROM, or serial FeRAM) that has an SPI-compatible interface. See section 37, Quad Serial Peripheral Interface (QSPI) in User's Manual.
Controller Area Network (CAN) module	The Controller Area Network (CAN) module provides functionality to receive and transmit data using a message-based protocol between multiple slaves and masters in electromagneticallynoisy applications. The CAN module complies with the ISO 11898-1 (CAN 2.0A/CAN 2.0B) standard and supports up to 32 mailboxes, which can be configured for transmission or reception in normal mailbox and FIFO modes. Both standard (11-bit) and extended (29-bit) messaging formats are supported. See section 35, Controller Area Network (CAN) Module in User's Manual.
USB 2.0 Full-Speed (USBFS) module	The USB 2.0 Full-Speed (USBFS) module can operate as a host controller or device controller. The module supports full-speed and low-speed (host controller only) transfer as defined in Universal Serial Bus Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in Universal Serial Bus Specification 2.0. The USB has buffer memory for data transfer, providing a maximum of 10 pipes. Pipes 1 to 9 can be assigned any endpoint number based on the peripheral devices used for communication or based on your system. See section 31, USB 2.0 Full-Speed Module (USBFS) in User's Manual.

Table 1.8 Communication interfaces (2 of 2)

Feature	Functional description
Ethernet MAC (ETHERC)	One-channel Ethernet MAC Controller (ETHERC) compliant with the Ethernet/IEEE802.3 Media Access Control (MAC) layer protocol. An ETHERC channel provides one channel of the MAC layer interface, connecting the MCU to the physical layer LSI (PHY-LSI) that allows transmission and reception of frames compliant with the Ethernet and IEEE802.3 standards. The ETHERC is connected to the Ethernet DMA Controller (EDMAC) so data can be transferred without using the CPU. See section 29, Ethernet MAC Controller (ETHERC) in User's Manual.
SD/MMC Host Interface (SDHI)	The SDHI and MultiMediaCard (MMC) interface module provides the functionality required to connect a variety of external memory cards to the MCU. The SDHI supports both 1- and 4-bit buses for connecting memory cards that support SD, SDHC, and SDXC formats. When developing host devices that are compliant with the SD Specifications, you must comply with the SD Host/Ancillary Product License Agreement (SD HALA). The MMC interface supports 1-bit, 4-bit, and 8-bit MMC buses that provide eMMC 4.51 (JEDEC Standard JESD 84-B451) device access. This interface also provides backward compatibility and supports high-speed SDR transfer modes. See section 41, SD/MMC Host Interface (SDHI) in User's Manual.

Table 1.9 Analog

Feature	Functional description
12-bit A/D Converter (ADC12)	Two units of successive approximation 12-bit A/D Converter (ADC12) are provided. Analog input channels are selectable up to 13 in unit 0 and up to 9 in unit 1. Each 2 analog inputs of unit 0 and 1 are assigned to same port (AN005/AN105, AN006/AN106), up to 20 ports are available as analog input. The temperature sensor output and an internal reference voltage are selectable for conversion of each unit 0 and 1. The A/D conversion accuracy is selectable from 12-bit, 10-bit, and 8-bit conversion, making it possible to optimize the tradeoff between speed and resolution in generating a digital value. See section 45, 12-Bit A/D Converter (ADC12) in User's Manual.
12-bit D/A Converter (DAC12)	The12-bit D/A Converter (DAC12) converts data and includes an output amplifier. See section 46, 12-Bit D/A Converter (DAC12) in User's Manual.
Temperature sensor (TSN)	The on-chip temperature sensor can determine and monitor the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is linear. The output voltage is provided to the ADC12 for conversion and can also be used by the end application. See section 47, Temperature Sensor (TSN) in User's Manual.
High-Speed Analog Comparator (ACMPHS)	The High-Speed Analog Comparator (ACMPHS) compares a test voltage with a reference voltage and provides a digital output based on the conversion result. Both the test and reference voltages can be provided to the comparator from internal sources such as the DAC12 output and internal reference voltage, and an external source. Such flexibility is useful in applications that require go/no-go comparisons to be performed between analog signals without necessarily requiring A/D conversion. See section 48, High-Speed Analog Comparator (ACMPHS) in User's Manual.

Table 1.10 Human machine interfaces

Feature	Functional description
Capacitive Touch Sensing Unit (CTSU)	The Capacitive Touch Sensing Unit (CTSU) measures the electrostatic capacitance of the touch sensor. Changes in the electrostatic capacitance are determined by software, which enables the CTSU to detect whether a finger is in contact with the touch sensor. The electrode surface of the touch sensor is usually enclosed with an electrical insulator so that fingers do not come into direct contact with the electrodes. See section 49, Capacitive Touch Sensing Unit (CTSU) in User's Manual.

Table 1.11 Graphics

Feature	Functional description
Parallel Data Capture (PDC) unit	One Parallel Data Capture (PDC) unit is provided to communicate with external I/O devices, including image sensors, and to transfer parallel data such as an image output from the external I/O device through the DTC or DMAC to the on-chip SRAM and external address spaces (the CS and SDRAM areas). See section 42, Parallel Data Capture Unit (PDC) in User's Manual.

Table 1.12 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The CRC calculator generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generating polynomials are available. The snoop function allows monitoring reads from and writes to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer. See section 38, Cyclic Redundancy Check (CRC) Calculator in User's Manual.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. See section 50, Data Operation Circuit (DOC) in User's Manual.
Sampling Rate Converter (SRC)	The Sampling Rate Converter (SRC) converts the sampling rate of data produced by various audio decoders, such as the WMA, MP3, and AAC. Both 16-bit stereo and monaural data are supported. See section 40, Sampling Rate Converter (SRC) in User's Manual.

Table 1.13 Security

Feature	Functional description
Secure Crypto Engine 7 (SCE7)	Security algorithms: Symmetric algorithms: AES, 3DES, and ARC4 Asymmetric algorithms: RSA, DSA, and ECC. Other support features: TRNG (True Random Number Generator) Hash-value generation: SHA1, SHA224, SHA256, GHASH, and MD5 128-bit unique ID. See section 44, Secure Cryptographic Engine (SCE7) in User's Manual.

Table 1.14 I/O ports

Feature	Functional description
Programmable I/O ports	I/O ports for the 145-pin LGA, 144-pin LQFP I/O pins: 109 Input pins: 1 Pull-up resistors: 110 N-ch open-drain outputs: 109 5-V tolerance: 21 I/O ports for the 100-pin LQFP I/O pins: 75 Input pins: 1 Pull-up resistors: 76 N-ch open-drain outputs: 75 5-V tolerance: 14

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset, some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.15 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.15 Product list

Product part number	Package	Code flash	Data flash	SRAM	Operating temperature
R7FA6M2AF2CLK	PTLG0145KA-A	1 MB	32 KB	384 KB	-40 to +85°C
R7FA6M2AF3CLK					-40 to +105°C
R7FA6M2AF3CFB	PLQP0144KA-B				-40 to +105°C
R7FA6M2AF3CFP	PLQP0100KB-B				-40 to +105°C
R7FA6M2AD2CLK	PTLG0145KA-A	512 KB			-40 to +85°C
R7FA6M2AD3CLK					-40 to +105°C
R7FA6M2AD3CFB	PLQP0144KA-B	1			-40 to +105°C
R7FA6M2AD3CFP	PLQP0100KB-B	1			-40 to +105°C

1.4 Function Comparison

Table 1.16 Functional comparison

		Part numbers							
Function		R7FA6M2AF2CLK/ R7FA6M2AD2CLK/ R7FA6M2AF3CLK/ R7FA6M2AD3CLK	R7FA6M2AF3CFB/ R7FA6M2AD3CFB	R7FA6M2AF3CFP/ R7FA6M2AD3CFP					
Pin count		145	144	100					
Package		LGA	LQFP	LQFP					
Code flash memory			1 MB/512 KB						
Data flash memory			32 KB						
SRAM			384 KB						
	Parity	352 KB							
	ECC	32 KB							
Standby SRAM	l		8 KB						
System	CPU clock		120 MHz						
	Backup registers		512 B						
	ICU		Yes						
	KINT		8						
Event link	ELC		Yes						
OMA	DTC		Yes						
	DMAC		8						
BUS	External bus	16-	bit bus	8-bit bus					
	SDRAM		Yes	No					
Timers	GPT32EH	4	4	4					
	GPT32E	4	4	4					
	GPT32	6	6	5					
	AGT	2	2	2					
	RTC	-							
	WDT/IWDT								
Communication	SCI		Yes 10						
	IIC	3 2							
	SPI								
	SSIE		1						
	QSPI		<u>'</u> 1						
	SDHI		2						
	CAN	2 2							
	USBFS	2 Yes							
	ETHERC								
Analog	ADC12	1 Unit0: 13 Unit0: 11							
aiog	AD012	Ur	Unit0: 11 Unit1: 8						
	0.1.0#:	Shared channel pin: 2*1 Shared channel pin: 2							
	3ch-S/H		Unit0: 1 (3ch) Unit1: 1 (3ch)						
	DAC12		2						
	ACMPHS		6						
	TSN		Yes						
HMI	CTSU		18	12					
Graphics	PDC		Yes	ı					
Data processing	CRC	Yes							
. 5	DOC		Yes						
	SRC	Yes							
Security			SCE7						
/O ports	I/O pins	109 75							
po.to	Input pins		1	1					
	Pull-up resistors		76						
	N-ch open-drain outputs		75						
	5-V tolerance		14						
	J-V IUIEI AITCE		21	14					

Note 1. Some input channels of the ADC units are sharing same port pin.

1.5 Pin Functions

Table 1.17 Pin functions (1 of 5)

Function	Signal	I/O	Description
Power supply	VCC	Input	Power supply pin. This is used as the digital power supply for the respective modules and internal voltage regulator, and used to monitor the voltage of the POR/LVD. Connect it to the system power supply. Connect this pin to VSS by a 0.1-µF capacitor. Place the capacitor close to the pin.
	VCL0	-	Connect to VSS through a 0.1-µF smoothing capacitor close to each VCL
	VCL	-	pin. Stabilize the internal power supply.
	VSS	Input	Ground pin. Connect to the system power supply (0 V).
	VBATT	Input	Backup power pin
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the
	EXTAL	Input	EXTAL pin.
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator
	XCOUT	Output	between XCOUT and XCIN.
	EBCLK	Output	Outputs the external bus clock for external devices
	SDCLK	Output	Outputs the SDRAM-dedicated clock
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goe low.
CAC	CACREF	Input	Measurement reference clock input pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ15	Input	Maskable interrupt request pins
KINT	KR00 to KR07	Input	A key interrupt can be generated by inputting a falling edge to the key interrupt input pins
On-chip emulator	TMS	I/O	On-chip emulator or boundary scan pins
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TCLK	Output	This pin outputs the clock for synchronization with the trace data
	TDATA0 to TDATA3	Output	Trace data output
	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
	SWO	Output	Serial wire trace output pin
External bus interface	RD	Output	Strobe signal indicating that reading from the external bus interface space is in progress, active-low
	WR	Output	Strobe signal indicating that writing to the external bus interface space is in progress, in 1-write strobe mode, active-low
	WR0 to WR1	Output	Strobe signals indicating that either group of data bus pins (D07 to D00 or D15 to D08) is valid in writing to the external bus interface space, in byte strobe mode, active-low
	BC0 to BC1	Output	Strobe signals indicating that either group of data bus pins (D07 to D00 or D15 to D08) is valid in access to the external bus interface space, in 1-writ strobe mode, active-low
	ALE	Output	Address latch signal when address/data multiplexed bus is selected
	WAIT	Input	Input pin for wait request signals in access to the external space, active-low
	CS0 to CS7	Output	Select signals for CS areas, active-low
	A00 to A20	Output	Address bus
	D00 to D15	I/O	Data bus
	A00/D00 to A15/D15	I/O	Address/data multiplexed bus

Table 1.17 Pin functions (2 of 5)

Function	Signal	I/O	Description
SDRAM interface	CKE	Output	SDRAM clock enable signal
	SDCS	Output	SDRAM chip select signal, active-low
	RAS	Output	SDRAM low address strobe signal, active-low
	CAS	Output	SDRAM column address strobe signal, active-low
	WE	Output	SDRAM write enable signal, active-low
	DQM0	Output	SDRAM I/O data mask enable signal for DQ07 to DQ00
	DQM1	Output	SDRAM I/O data mask enable signal for DQ15 to DQ08
	A00 to A15	Output	Address bus
	DQ00 to DQ15	I/O	Data bus
GPT	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pins
	GTIOC0A to GTIOC13A, GTIOC0B to GTIOC13B	I/O	Input capture, output compare, or PWM output pins
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)
AGT	AGTEE0, AGTEE1	Input	External event input enable signals
	AGTIO0, AGTIO1	I/O	External event input and pulse output pins
	AGTO0, AGTO1	Output	Pulse output pins
	AGTOA0, AGTOA1	Output	Output compare match A output pins
	AGTOB0, AGTOB1	Output	Output compare match B output pins
RTC	RTCOUT	Output	Output pin for 1-Hz or 64-Hz clock
	RTCIC0 to RTCIC2	Input	Time capture event input pins
SCI	SCK0 to SCK9	I/O	Input/output pins for the clock (clock synchronous mode)
	RXD0 to RXD9	Input	Input pins for received data (asynchronous mode/clock synchronous mode
	TXD0 to TXD9	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTS0_RTS0 to CTS9_RTS9	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low
	SCL0 to SCL9	I/O	Input/output pins for the IIC clock (simple IIC mode)
	SDA0 to SDA9	I/O	Input/output pins for the IIC data (simple IIC mode)
	SCK0 to SCK9	I/O	Input/output pins for the clock (simple SPI mode)
	MISO0 to MISO9	I/O	Input/output pins for slave transmission of data (simple SPI mode)
	MOSI0 to MOSI9	I/O	Input/output pins for master transmission of data (simple SPI mode)
	SS0 to SS9	Input	Chip-select input pins (simple SPI mode), active-low
IIC	SCL0 to SCL2	I/O	Input/output pins for the clock
	SDA0 to SDA2	I/O	Input/output pins for data
SSIE	SSIBCK0	I/O	SSIE serial bit clock pins
	SSILRCK0/SSIFS0	I/O	LR clock/frame synchronization pins
	SSITXD0	Output	Serial data output pins
	SSIRXD0	Input	Serial data input pins
	SSIDATA0	I/O	Serial data input/output pins
	AUDIO_CLK	Input	External clock pin for audio (input oversampling clock)

Table 1.17 Pin functions (3 of 5)

Function	Signal	I/O	Description
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master
	MISOA, MISOB	I/O	Input or output pins for data output from the slave
	SSLA0, SSLB0	I/O	Input or output pin for slave selection
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection
QSPI	QSPCLK	Output	QSPI clock output pin
	QSSL	Output	QSPI slave output pin
	QIO0 to QIO3	I/O	Data0 to Data3
CAN	CRX0, CRX1	Input	Receive data
	CTX0, CTX1	Output	Transmit data
USBFS	VCC_USB	Input	Power supply pins
	VSS_USB	Input	Ground pins
	USB_DP	I/O	D+ I/O pin of the USB on-chip transceiver. Connect this pin to the D+ pin of the USB bus
	USB_DM	I/O	D- I/O pin of the USB on-chip transceiver. Connect this pin to the D- pin of the USB bus
	USB_VBUS	Input	USB cable connection monitor pin. Connect this pin to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a device controller.
	USB_EXICEN	Output	Low-power control signal for external power supply (OTG) chip
	USB_VBUSEN	Output	VBUS (5 V) supply enable signal for external power supply chip
	USB_OVRCURA, USB_OVRCURB	Input	Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_ID	Input	Connect the MicroAB connector ID input signal to this pin during operation in OTG mode

Table 1.17 Pin functions (4 of 5)

Function	Signal	I/O	Description
ETHERC	REF50CK0	Input	50-MHz reference clock. This pin inputs reference signal for transmission/reception timing in RMII mode.
	RMII0_CRS_DV	Input	Indicates carrier detection signals and valid receive data on RMII0_RXD1 and RMII0_RXD0 in RMII mode
	RMII0_TXD0, RMII0_TXD1	Output	2-bit transmit data in RMII mode
	RMII0_RXD0, RMII0_RXD1	Input	2-bit receive data in RMII mode
	RMII0_TXD_EN	Output	Output pin for data transmit enable signal in RMII mode
	RMII0_RX_ER	Input	Indicates an error occurred during reception of data in RMII mode
	ET0_CRS	Input	Carrier detection/data reception enable signal
	ET0_RX_DV	Input	Indicates valid receive data on ET0_ERXD3 to ET0_ERXD0
	ET0_EXOUT	Output	General-purpose external output pin
	ET0_LINKSTA	Input	Input link status from the PHY-LSI
	ET0_ETXD0 to ET0_ETXD3	Output	4 bits of MII transmit data
	ET0_ERXD0 to ET0_ERXD3	Input	4 bits of MII receive data
	ET0_TX_EN	Output	Transmit enable signal. Functions as signal indicating that transmit data is ready on ET0_ETXD3 to ET0_ETXD0
	ET0_TX_ER	Output	Transmit error pin. Functions as signal notifying the PHY_LSI of an error during transmission
	ET0_RX_ER	Input	Receive error pin. Functions as signal to recognize an error during reception
	ET0_TX_CLK	Input	Transmit clock pin. This pin inputs reference signal for output timing from ET0_TX_EN, ET0_ETXD3 to ET0_ETXD0, and ET0_TX_ER
	ET0_RX_CLK	Input	Receive clock pin. This pin inputs reference signal for input timing to ET0_RX_DV, ET0_ERXD3 to ET0_ERXD0, and ET0_RX_ER
	ET0_COL	Input	Input collision detection signal
	ET0_WOL	Output	Receive Magic packets
	ET0_MDC	Output	Output reference clock signal for information transfer through ET0_MDIO
	ET0_MDIO	I/O	Input or output bidirectional signal for exchange of management data with PHY-LSI
SDHI	SD0CLK, SD1CLK	Output	SD clock output pins
	SD0CMD, SD1CMD	I/O	Command output pin and response input signal pins
	SD0DAT0 to SD0DAT7, SD1DAT0 to SD1DAT7	I/O	SD and MMC data bus pins
	SD0CD, SD1CD	Input	SD card detection pins
	SD0WP	Input	SD write-protect signals
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules. Supply this pin with the same voltage as the VCC pin.
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.
	VREFH0	Input	Analog reference voltage supply pin for the ADC12 (unit 0). Connect this pi to VCC when not using the ADC12 (unit 0) and sample-and-hold circuit for AN000 to AN002.
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to VSS when not using the ADC12 (unit 0) and sample-and-hold circuit for AN000 to AN002
	VREFH	Input	Analog reference voltage supply pin for the ADC12 (unit 1) and D/A Converter. Connect this pin to VCC when not using the ADC12 (unit 1), sample-and-hold circuit for AN100 to AN102, and D/A Converter.
	VREFL	Input	Analog reference ground pin for the ADC12 and D/A Converter. Connect this pin to VSS when not using the ADC12 (unit 1), sample-and-hold circuit for AN100 to AN102, and D/A Converter.

Table 1.17 Pin functions (5 of 5)

Function	Signal	I/O	Description
ADC12	AN000 to AN007, AN016 to AN020	Input	Input pins for the analog signals to be processed by the ADC12. AN005 & AN105 and AN006 & AN106 are assigned to same port pin
	AN100 to AN102, AN105 to AN107, AN116 to AN118	Input	
	ADTRG0	Input	Input pins for the external trigger signals that start the A/D conversion
	ADTRG1	Input	
DAC12	DA0, DA1	Output	Output pins for the analog signals processed by the D/A converter
ACMPHS	VCOUT	Output	Comparator output pin
	IVREF0 to IVREF3	Input	Reference voltage input pins for comparator
	IVCMP0 to IVCMP2	Input	Analog voltage input pins for comparator
CTSU	TS00 to TS17	Input	Capacitive touch detection pins (touch pins)
	TSCAP	-	Secondary power supply pin for the touch driver
I/O ports	P000 to P009, P014, P015	I/O	General-purpose input/output pins
	P100 to P115	I/O	General-purpose input/output pins
	P200	Input	General-purpose input pin
	P201 to P214	I/O	General-purpose input/output pins
	P300 to P313	I/O	General-purpose input/output pins
	P400 to P415	I/O	General-purpose input/output pins
	P500 to P506, P508, P511, P512	I/O	General-purpose input/output pins
	P600 to P605, P608 to P614	I/O	General-purpose input/output pins
	P700 to P705, P708 to P713	I/O	General-purpose input/output pins
	P800, P801	I/O	General-purpose input/output pins
PDC	PIXCLK	Input	Image transfer clock pin
	VSYNC	Input	Vertical synchronization signal pin
	HSYNC	Input	Horizontal synchronization signal pin
	PIXD0 to PIXD7	Input	8-bit image data pins
	PCKO	Output	Output pin for dot clock

1.6 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments.

					R7F	FA6I	M2A	X20	CLK					
	A	В	С	D	E	F	G	Н	J	к	L	М	N	
13	P407	P409	P412	P708	P711	VCC	P212 /EXTAL	XCIN	VCL0	P702	P405	P402	P400	13
12	USB_DM	USB_DP	P410	P414	P710	VSS	P213 /XTAL	XCOUT	VBATT	P701	P404	P511	VCC	12
11	VCC_ USB	VSS_ USB	P207	P411	P415	P712	P705	P704	P703	P403	P401	P512	VSS	11
10	P205	P206	P204	P408	P413	P709	P713	P700	P406	P003	P000	P002	P001	10
9	P203	P313	P202	VSS						P004	P006	P009	P008	9
8	P214	P211	P200	vcc						P005	AVSS0	VREFL0	VREFH0	8
7	P210	P209	RES	P310						P007	AVCC0	VREFL	VREFH	7
6	P208	P201/MD	P312	P305						P505	P506	P015	P014	6
5	P309	P311	P308	P303	NC					P503	P504	vss	vcc	5
4	P307	P306	P304	P109/TDO	P114	P608	P604	P600	P105	P500	P502	P501	P508	4
3	vss	vcc	P301	P112	P115	P610	P614	P603	P107	P106	P104	VSS	vcc	3
2	P302	P300/TCK /SWCLK	P111	vcc	P609	P612	VSS	P605	P601	vcc	P800	P101	P801	2
1	P108/TMS /SWDIO	P110/TDI	P113	VSS	P611	P613	VCC	VCL	P602	VSS	P103	P102	P100	1
	A	В	С	D	E	F	G	Н	J	К	L	М	N	•

Figure 1.3 Pin assignment for 145-pin LGA (top view)




Figure 1.4 Pin assignment for 144-pin LQFP (top view)




Figure 1.5 Pin assignment for 100-pin LQFP (top view)

1.7 Pin Lists

Pin	num	her		1	i -	Extl	ามร	Timers				Com	municat	ion inte	rfaces						Analog	1	нмі	
			/stem, bug,			snq	, uo	Timore				Com			- Indoos			(MII)	(RMII)		Anaio			
LGA145	LQFP144	LQFP100	Power, System, Clock, Debug, CAC	Interrupt	I/O port	External t	SDRAM	AGT	GPT	GPT	RTC	USBFS, CAN	SCI0,2,4,6,8 (30 MHz)	SCI1,3,5,7,9 (30 MHz)	2	SPI, QSPI	SSIE	ETHERC (MII) (25 MHz)	ETHERC (RMII) (50 MHz)	SDHI	ADC12	DAC12, ACMPHS	CTSU	PDC
N13	1	1	-	IRQ0	P400	-	-	AGTIO1	-	GTIOC 6A	-	-	SCK4	SCK7	SCL0 _A	-	AUDIO _CLK	ET0_WOL		-	ADTRG 1	-	-	-
L11	2	2	-	IRQ5- DS	P401	-	-	-	GTETRGA	GTIOC 6B	_	CTX0	CTS4_R TS4/SS4	TXD7/M OSI7/SD A7	SDA0 _A	-	-	ET0_MDC	ET0_MDC	-	-			-
M13	3	3	CACREF	IRQ4- DS	P402	-	-	AGTIO0/ AGTIO1	-	-	RTCI C0	CRX0	-	RXD7/MI SO7/SC L7	-	-	AUDIO _CLK	ET0_MDI O	ET0_MDI O	-	-	-	-	VSYNC
K11	4	4	-	-	P403	-	-	AGTIO0/ AGTIO1	-	GTIOC 3A	RTCI C1	-	-	CTS7_R TS7/SS7	-	-	SSIBC K0_A	ET0_LINK STA	ET0_LINK STA	SD1DA T7_B	-	-	-	PIXD7
L12	5	5	-	-	P404	1	_	-	-	GTIOC 3B	RTCI C2	-	-	-	_	-	SSILR CK0/S SIFS0 A	ET0_EXO UT	ET0_EXO UT	SD1DA T6_B	-	-		PIXD6
L13	6	6	-	-	P405	-	-	-	-	GTIOC 1A	-	-	-	-	-	-	_	ET0_TX_ EN	RMII0_TX D_EN_B	SD1DA T5_B	-	-	-	PIXD5
J10	7	7	-	-	P406	-	-	-	-	GTIOC 1B	-	-	-	-	-	SSLB3 C	_	ET0_RX_ ER	RMII0_TX D1_B	SD1DA T4 B	-	-	-	PIXD4
H10	8	-	-	-	P700	-	-	-	-	GTIOC 5A	-	-	-	-	-	MISOB C	-		RMII0_TX D0_B	SD1DA T3_B	-	-	-	PIXD3
K12	9	-	-	-	P701	-	-	-	-	GTIOC 5B	-	-	-	-	-	MOSIB C	-		REF50CK 0 B		-	-	-	PIXD2
K13	10	-	-	-	P702	-	-	-	-	GTIOC 6A	-	-	-	-	-	RSPC KB C	-		RMIIO_RX D0 B		-	-	-	PIXD1
J11	11	-	-	-	P703	-	-	-	-	GTIOC	-	-	-	-	-	SSLB0	-	ET0_ERX	RMII0_RX	SD1DA	-	VCOUT	-	PIXD0
H11	12	-	-	-	P704	-	-	AGTO0	-	6B -	-	CTX0	-	-	-	_C SSLB1	-	D0 ET0_RX_	D1_B RMII0_RX	T0_B SD1CL	-	-	-	HSYNC
G11	13	-	-	-	P705	-	-	AGTIO0	-	-	-	CRX0	-	-	-	_C SSLB2	-	CLK ET0_CRS	_ER_B RMII0_CR		-	-	-	PIXCLK
J12	14	8	VBATT	-	-	-	-	-	-	-	-	-	-	-	-	_C -	-	-	S_DV_B -	D_B -	-	-	-	-
J13 H13	15 16	9 10	VCL0 XCIN	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	
H12	17	11	XCOUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-
F12 G12	18 19	12 13	VSS XTAL	- IRQ2	- P213	-	-	- -	- GTETRGC	- GTIOC 0A	-	-	-	- TXD1/M OSI1/SD	-	-	-	-	-	-	- ADTRG 1	-	-	-
G13	20	14	EXTAL	IRQ3	P212	-	-	AGTEE1	GTETRGD	GTIOC	-	-	-	A1 RXD1/MI	-	-	-	-	-	-	-	-	-	-
F13	21	15	VCC							0B				SO1/SC L1										
G10	22	-	-	-	P713	-	-	AGTOA0	-	GTIOC	-	-	-	-	-	-	-	-	-	F	-	-	- TS17	-
F11	23	-	-	-	P712	-	-	AGTOB0	-	2A GTIOC	-	-	-	-	-	-	-	-	-	-	-	-	TS16	-
E13	24	-	-	-	P711	-	-	AGTEE0	-	2B -	-	-	-	CTS1_R	-	-	-	ET0_TX_	-	-	-	-	TS15	-
E12	25	-	-	-	P710	-	-	-	-	-	-	-	-	TS1/SS1 SCK1	-	-	-	CLK ET0_TX_	-	-	-	-	TS14	-
F10	26	-	-	IRQ10	P709	-	-	-	-	-	-	-	-	TXD1/M	-	-	-	ER ET0_ETX	-	-	-	-	TS13	-
D13	27	16	CACREF	IRQ11	P708	-	-	-	-	-	-	-		OSI1/SD A1 RXD1/MI		SSLA3		D2 ET0_ETX	-	-	-	-	TS12	PCKO
E11	28	17	-	IRQ8	P415	-	-	-	-	GTIOC	-	USB		SO1/SC L1 -	-	_B SSLA2	_CLK	D3 ET0_TX_	RMII0_TX	SD0CD	-	-	TS11	PIXD5
D12	20	18		IRQ9	P414					0A GTIOC		VBUS EN				_B SSLA1		EN	D_EN_A RMII0_TX	CDOWD			TS10	PIXD4
				INQS		-			OTOLIUD	OB			OT00 D	-		_B SSLA0		ER	D1_A					
E10	30	19	-		P413	-		-	GTOUUP	-		_	CTS0_R TS0/SS0	-		_B	_	D1	RMII0_TX D0_A	K_A			TS09	PIXD3
C13		20	-	- IRQ4	P412 P411	-			GTOULO	- GTIOC	-	-	SCK0	- CTS3_R	-	RSPC KA_B MOSIA	-	D0 _	REF50CK 0_A RMII0 RX	SD0CM D_A SD0DA		-	TS08	PIX02 PIX01
C12		22		IRQ5	P410					9A GTIOC			OSI0/SD A0 RXD0/MI	TS3/SS3		_B MISOA		D1 _	D0_A RMII0_RX	T0_A			TS06	PIXD0
								AGIUBI		9B			SOO/SC L0			_B		D0 _	D1_A	T1_A				
B13	34	23	-	IRQ6	P409	-	-	-	GTOWUP	GTIOC 10A	-	USB_ EXICE N		TXD3/M OSI3/SD A3		-	-	ET0_RX_ CLK	RMII0_RX _ER_A		-	-	TS05	HSYNC
D10	35	24	-	IRQ7	P408	-	-	-	GTOWLO	GTIOC 10B	-	USB_I D		RXD3/MI SO3/SC L3		-	-	ET0_CRS	RMII0_CR S_DV_A	-	-		TS04	PIXCLK
		25	-	-	P407	-	-	AGTIO0	-	-		USB_ VBUS	CTS4_R TS4/SS4	-	SDA0 _B	SSLB3 _A	-	ET0_EXO UT	ET0_EXO UT	-	ADTRG 0	-	TS03	-
B11		26	VSS_US B	-	-	-		-	-	-	-		-	-	<u> </u>			-	-				-	-
A12		27				_]		-	-			USB_ DM	-	-			L	-	-		-		_	
B12		28							<u> </u>			USB_ DP		<u> </u>		L	L						L	
A11	40	29	VCC_US B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Pin	num	ber				Extl	bus	Timers				Com	municat	tion inte	rfaces						Analog	9	НМІ	
LGA145	LQFP144	LQFP100	Power, System, Clock, Debug, CAC	Interrupt	I/O port	External bus	SDRAM	AGT	GPT	GPT	RTC	USBFS, CAN	SCI0,2,4,6,8 (30 MHz)	SCI1,3,5,7,9 (30 MHz)	2	SPI, QSPI	SSIE	ETHERC (MII) (25 MHz)	ETHERC (RMII) (50 MHz)	SDHI	ADC12	DAC12, ACMPHS	CTSU	PDC
C11	41	30	-	-	P207	A17	-	-	-	-	-	-	-	-	-	SSLB2 _A/QS SL	-	-	_	-		-	TS02	-
B10	42	31	_	IRQ0- DS	P206	WAI T	-	-	GTIU	-	-	USB_ VBUS EN	RXD4/MI SO4/SC L4	-	SDA1 _A	SSLB1 _A	SSIDA TA0_C	ETO_LINK STA	ET0_LINK STA	SD0DA T2_A	-	-	TS01	-
A10	43	32	CLKOUT	IRQ1- DS	P205	A16	-	AGTO1	GTIV	GTIOC 4A	-	USB_ OVRC URA-		CTS9_R TS9/SS9	SCL1 _A	SSLB0 _A	CK0/S SIFS0	ET0_WOL	ET0_WOL	SD0DA T3_A	-	-	TSCA P	-
C10	44	-	CACREF	-	P204	A18	-	AGTIO1	GTIW	GTIOC 4B	-	USB_ OVRC	SCK4	SCK9	SCL0 _B	RSPC KB_A	_C SSIBC K0_C	ET0_RX_ DV	-	SD0DA T4_A	-	-	TS00	-
A9	45	-	-	IRQ2- DS	P203	A19	-	-	-	GTIOC 5A	-	URB- DS CTX0	CTS2_R TS2/SS2	TXD9/M OSI9/SD	-	MOSIB _A	-	ET0_COL	-	SD0DA T5_A	-	-	TSCA P	-
C9	46	-	-	IRQ3- DS	P202	WR1 /BC1	-	-	-	GTIOC 5B	-	CRX0	SCK2	A9 RXD9/MI SO9/SC	-	MISOB _A		ET0_ERX D2	-	SD0DA T6_A	-	=	-	-
B9	47	-	-	-	P313	A20	-	-	-	-	-	-	-	L9 -	-	-	-	ET0_ERX D3	-	SD0DA T7_A	-	-	-	-
D9 D8	48 49	-	VSS VCC	-	-	-	-	-	- -	- -	-	-	-	-	-	-	-	- -	-	-	-	-	-	-
A8	50	33	TCLK	-	P214	-	1	-	GTIU	-	-	-	-	-	-	QSPC LK	1		ET0_MDC	K_B		1	-	-
В8	51	34	TDATA0	-	P211	CS7	-	-	GTIV	-	-	-	-	-	-	QIO0	-	ET0_MDI O	ET0_MDI O	SD0CM D_B	-	-	-	-
A7 B7	52 53	35 36	TDATA1 TDATA2	-	P210 P209	CS6 CS5	-	-	GTIW GTOVUP	-	-	-	-	-	-	QIO1 QIO2	-		ET0_WOL ET0_EXO		-	-	-	-
A6	54	37	TDATA3	-	P208	CS4	_	-	GTOVLO	-	_	_	-	-	_	QIO3	_	UT _	UT ETO LINK		_	_	_	
C7	55	38	RES	_		_	_	_	-	_			_	_				STA -	STA	T0_B	_	_	_	
B6	56	39	MD	-	P201	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
C8 C6	57 58	40 -	-	NMI -	P200 P312	- CS3	- CAS	- AGTOA1	- -	-	-	-	-	- CTS3_R	-	-	-	- -	-	-	-	-	-	-
B5	59	-	-	-	P311	CS2	RAS	AGTOB1	-	-	-	-	-	TS3/SS3 SCK3	-	-	-	-	_	-	-	-	_	
D7	60	-	-	-	P310	A15	A15	AGTEE1	-	-	-	-	-	TXD3	-	QIO3	-	-	-	-	-	-	-	-
A5 C5	61 62	-	-	- -	P309 P308		A14 A13	-	-	-	-	- -	-	RXD3	-	QIO2 QIO1	-	-	-	-	-	-	-	-
A4 B4	63 64	41 42	-	-	P307 P306	A12 A11	A12 A11	-	GTOUUP GTOULO	-	-	-	CTS6 SCK6	-	-	QIO0 QSSL	-	-		-		-	-	
D6	65	43	-	IRQ8	P305		A10	-	GTOWUP	-	-	-	TXD6/M OSI6/SD A6	-	-	QSPC LK	-	-	-	-	-	-	-	-
C4	66	44		IRQ9	P304	A09	A09	-	GTOWLO	GTIOC 7A	-	-	RXD6/MI SO6/SC L6	-	-	-	-	-	_	-	-	-	-	-
A3 B3	67 68	45 46	VSS	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	
D5	69	47	-	-	P303	A08	A08	-	-	GTIOC 7B	-	-	-	-	-	-	-	-	-	-	-	-	-	-
A2	70	48	-	IRQ5	P302	A07	A07	-	GTOUUP	GTIOC 4A	-	-	TXD2/M OSI2/SD A2	-	-	SSLB3 _B	-	-	-	-	-	-	-	-
C3	71	49	_	IRQ6	P301	A06	A06	AGTIO0	GTOULO	GTIOC 4B	-	-	RXD2/MI	CTS9_R TS9/SS9	-	SSLB2 _B	-	_	_	-	-	=	-	-
B2	72	50	TCK/SW CLK	-	P300	-	-	-	GTOUUP	GTIOC 0A_A	-	-	-	-	-	SSLB1 _B	-	-	_	-	-	-	-	-
A1	73	51	TMS/SW DIO	-	P108	-	-	-	GTOULO	GTIOC 0B_A	-	-	-	CTS9_R TS9/SS9	-	SSLB0 _B	-	-	-	-	-	-	-	-
D4	74	52	CLKOUT /TDO/S WO	-	P109	-	-	-	GTOVUP	GTIOC 1A_A	-	CTX1	-	TXD9/M OSI9/SD A9	-	MOSIB _B	-	-	_	-		-	-	-
B1 C2		53	TDI		P110	-	-	-	GTOVLO	GTIOC 1B_A	-	CRX1	CTS2_R TS2/SS2	SO9/SC L9	-	MISOB _B	-	-		-	_	VCOUT	-	<u> </u>
		54			P111				-	GTIOC 3A_A			SCK2	SCK9		RSPC KB_B		-					_	
		55		-	P112		A04	-	-	GTIOC 3B_A	-	-	TXD2/M OSI2/SD A2	SCK1	-	SSLB0 _B	K0_B	-	-	-	-	-	-	<u> </u>
C1	78	56	-	i-	P113			-	-	GTIOC 2A	 -	-	RXD2/MI SO2/SC L2	-	-	-	SSILR CK0/S SIFS0 _B	-	-	i-	-	-	-	-
E4	79	57	-	-	P114	A02	A02	-	-	GTIOC 2B	-	-	-	-	-	-	SSIRX D0_B	-	-	-	-	-	-	-
E3	80	58	-	-	P115	A01	A01	-	-	GTIOC 4A	-	-	-	-	-	-	SSITX D0_B	-	-	-	-	-	-	-
D2	81	-	VCC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	-
D1 F4	82 83	- 59	VSS -	- -	- P608		- A00/D	-	- -	- GTIOC	-	- -	- -	- -	-	-	-	- -	-	- -	-	-	-	-
E2	84	60	-	 -	P609		QM1 CKE	-	 -	4B GTIOC	-	CTX1	-	-	-	-	-	 -	-	-	-	-	-	-
F3	85	61	-	-	P610	CS0	WE	-	-	5A GTIOC	<u> </u>	CRX1	-	-	-	-	-	 -	_	-	-	-	-	_
]									5B]													

Pin	num	ber	i	1		Extl	ous	Timers	;			Com	municat	ion inte	rfaces	i					Analog	1	НМІ	
			em,															≘	Î			,		
LGA145	LQFP144	LQFP100	Power, System, Clock, Debug, CAC	Interrupt	I/O port	External bus	SDRAM	AGT	GPT	GPT	RTC	USBFS, CAN	SCI0,2,4,6,8 (30 MHz)	SCI1,3,5,7,9 (30 MHz)	일	SPI, QSPI	SSIE	ETHERC (MII) (25 MHz)	ETHERC (RMII) (50 MHz)	IHQS	ADC12	DAC12, ACMPHS	CTSU	PDC
E1	86	-	CLKOUT /CACRE	-	P611	-	SDCS	-	-	-	-	-	-	CTS7_R TS7/SS7	-	-	-	-	-	-	-	-	-	
F2	87	-	-	-	P612	D08[A08/ D08]	DQ08	-	-	-	-	-	-	SCK7	-	-	-	-	-	_	-	-	-	
F1	88	-	-	-	P613	-	DQ09	-	-	-	-	-	-	TXD7	-	-	-	-	-	-	-	-	-	-
G3	89				P614	D09]	DQ10							RXD7										
63	09	_	-	-	F014	A10/ D10]	DQ10	-			-		-	KAD7	-	_	-	-	-	_			-	•
G1 G2		62 63	VCC VSS	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H1	92	64	VCL	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H2	93	-	-	-	P605	D11[A11/ D11]	DQ11	-	-	GTIOC 8A	-	-	-	-	-	-	-		-		-	1	-	
G4	94	_	-	-	P604	D12[A12/ D12]	DQ12	-	-	GTIOC 8B	-	-	-	-	-	-	-	-	-		-	-	-	,
Н3	95	-	-	-	P603	A13/	DQ13	-	-	GTIOC 7A	-	-	-	CTS9_R TS9/SS9	-	-	-	-	-	-	-	-	-	-
J1	96	65	-	-	P602		SDCL K	-	-	GTIOC 7B	-	-	-	TXD9	-	-	-	-	-	-	-	-	-	
J2	97	66	-	-	P601		DQM0	-	-	GTIOC 6A	-	-	-	RXD9	-	-	-	-	-	-	-	-	-	
H4	98	67	CLKOUT /CACRE	-	P600	RD	-	-	-	GTIOC 6B	-	-	-	SCK9	-	-	-	-	-	_	-	-	-	-
K2	99	-	VCC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
J3	100	68	VSS -	- KR07	- P107	A07/	- DQ07	- AGTOA0	-	- GTIOC 8A	-	- -	- CTS8_R TS8/SS8	-	-	-	-	-	-	-	-	-	-	-
КЗ	102	69	-	KR06	P106	D07] D06[A06/	DQ06	AGTOB0	-	GTIOC 8B	-	-	SCK8	-	-	SSLA3 _A	-	-	-	-	-	-	-	
J4	103	70	-	IRQ0/ KR05	P105	D06] D05[A05/	DQ05	-	GTETRGA	GTIOC 1A	-	-	TXD8/M OSI8/SD	-	-	SSLA2 A	-	-	-	-	-	-	-	-
L3	104	71	-	IRQ1/ KR04	P104	D05]	DQ04	-	GTETRGB		-	-	A8 RXD8/MI SO8/SC	-	-	SSLA1 _A	-	-	-	-	-	-	-	
L1	105	72	-		P103	D04]	DQ03	-	GTOWUP	GTIOC 2A_A	-	CTX0	L8 CTS0_R TS0/SS0	-	-	SSLA0 _A	-	-	-	-	-	-	-	
M1	106	73	-	KR02	P102	D03]	DQ02	AGTO0	GTOWLO	GTIOC 2B_A	-	CRX0	SCK0	-	-	RSPC KA_A	-	-	-	-	ADTRG 0	-	-	-
M2	107	74	-	IRQ1/ KR01	P101	D02]	DQ01	AGTEE0	GTETRGB		-	-	TXD0/M	CTS1_R TS1/SS1	SDA1 B	MOSIA	-	-	-	-	-	-	-	
N1	108	75	-	IRQ2/ KR00	P100	D01]	DQ00	AGTIO0	GTETRGA		-	-	A0 RXD0/MI SO0/SC		SCL1	_A MISOA	-	-	-	-	-	-	-	
L2	109	-	-		P800	D00]	DQ14	-	-	-	-	-	L0 -	-	_P -	_A -	-	-	-	-	-	-	-	
N2	110	-	-	-	P801	A14/ D14] D15[A15/ D15]	DQ15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
N3	111	-	VCC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
M3 K4	112 113	76	VSS -	-	- P500	-	-	- AGTOA0	- GTIU	- GTIOC 11A	-	- USB_ VBUS	- -	- -	-	- QSPC LK	-	-	-	- SD1CL K_A	- AN016	- IVREF0	-	-
M4	114	77	-	IRQ11	P501	-	-	AGTOB0	GTIV	GTIOC 11B	-	EN USB_ OVRC	-	TXD5/M OSI5/SD	-	QSSL	-	-		SD1CM D_A	AN116	IVREF1	-	-
L4	115	78	-	IRQ12	P502	-	-	-	GTIW	GTIOC 12A	-	URA USB_ OVRC	-	A5 RXD5/MI SO5/SC	-	QIO0	-	-	-	SD1DA T0_A	AN017	IVCMP0	-	-
K5	116	79	-	-	P503	-	-	-	GTETRGC	GTIOC 12B	-		CTS6_R TS6/SS6	L5 SCK5	-	QIO1	-	-	-	SD1DA T1_A	AN117	-	-	-
L5	117	80	-	-	P504	ALE	-	-	GTETRGD	GTIOC 13A	-	N USB_I D	SCK6	CTS5_R TS5/SS5	-	QIO2	-	-	-	SD1DA T2_A	AN018	-	-	-
K6	118	-	-	IRQ14	P505	-	-	-	-	GTIOC 13B	-	-	RXD6/MI SO6/SC L6		-	QIO3	-	-	-	SD1DA T3_A	AN118	-	-	-
L6	119	-	-	IRQ15	P506	-	-	-	-	-	-	-	TXD6/M OSI6/SD A6	-	-	-	-	-	-	SD1CD	AN019	-	-	-
N4	120	81	-	-	P508	-	-	-	-	-	-	-	SCK6	SCK5	-	-	-	-	-	SD1DA T3_A	AN020	-	-	-
N5 M5		82 83	VCC VSS	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
M6		84	-	IRQ13	P015	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		DA1/ IVCMP1	-	-
N6	124	85	-	-	P014	-	-	-	-	-	-	 -	-	-	-	-	-	-	-	-	AN005/	DA0/ IVREF3	-	-
M7	125	86	VREFL	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Pin	num	ber	Ì			Extl	ous	Timers	;			Com	municat	ion inter	rfaces						Analo	9	НМІ	
LGA145	LQFP144	LQFP100	Power, System, Clock, Debug, CAC	Interrupt	I/O port	External bus	SDRAM	AGT	GPT	GPT	RTC	USBFS, CAN	SCI0,2,4,6,8 (30 MHz)	SCI1,3,5,7,9 (30 MHz)	2	SPI, QSPI	SSIE	ETHERC (MII) (25 MHz)	ETHERC (RMII) (50 MHz)	SDHI	ADC12	DAC12, ACMPHS	CTSU	PDC
N7		87	VREFH	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
L7		88	AVCC0	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-
L8	128	89	AVSS0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
M8	129	90	VREFL0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
N8	130	91	VREFH0		-	-	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-
M9	131	-	-	IRQ13 -DS	P009	-	-	_	-	-	-	-	-	-	-	-	-	_	_	-	AN004	-	-	-
N9	132	92	-	IRQ12 -DS	P008	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN003	-	-	-
K7	133	93	-	-	P007	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN107	-	-	-
L9	134	94	-	IRQ11 -DS	P006	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN102	IVCMP2	-	-
K8	135	95	-	IRQ10 -DS	P005	-	-	-	-	-	-	-	-	-	-	-	-	_	_	-	AN101	IVCMP2	-	-
K9	136	96	-	IRQ9- DS	P004	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN100	IVCMP2	-	-
K10	137	97	-	-	P003	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN007	-	-	-
M10	138	98	-	IRQ8- DS	P002	-	-	-	-	-	-	-	-	-	-	-	-	_	_	-	AN002	IVCMP2	-	-
N10	139	99	-	IRQ7- DS	P001	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN001	IVCMP2	-	-
L10	140	100	-	IRQ6- DS	P000	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	AN000	IVCMP2	-	-
N11	141	ļ-	VSS	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
N12	142	-	VCC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
M11	143	-	-	IRQ14	P512	-	-	-		GTIOC 0A	-	CTX1	TXD4/M OSI4/SD A4	-	SCL2	-	-	-	-	-	-	-	-	VSYNC
M12	144	-	-	IRQ15	P511	-	-	-		GTIOC 0B	-	CRX1	RXD4/MI SO4/SC L4	-	SDA2	-	-	-	-	-	-	-	-	PCKO

Note: Some pin names have the added suffix of _A, _B, and _C. When assigning the GPT, IIC, SPI, SSIE, ETHERC (RMII), and SDHI functionality, select the functional pins with the same suffix.

2. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

- VCC = AVCC0 = VCC_USB = VBATT = 2.7 to 3.6 V
- 2.7 ≤ VREFH0/VREFH ≤ AVCC0
- VSS = AVSS0 = VREFL0/VREFL = VSS USB = 0 V
- $T_a = T_{opr}$.

Figure 2.1 shows the timing conditions.




Figure 2.1 Input or output timing measurement conditions

The recommended measurement conditions for the timing specification of each peripheral provided are for the best peripheral operation. Make sure to adjust the driving abilities of each pin to meet your conditions.

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings

Parameter	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB *2	-0.3 to +4.0	V
VBATT power supply voltage	VBATT	-0.3 to +4.0	V
Input voltage (except for 5 V-tolerant ports*1)	V _{in}	-0.3 to VCC + 0.3	V
Input voltage (5 V-tolerant ports*1)	V _{in}	-0.3 to + VCC + 4.0 (max. 5.8)	V
Reference power supply voltage	VREFH/VREFH0	-0.3 to AVCC0 + 0.3	V
Analog power supply voltage	AVCC0 *2	-0.3 to +4.0	V
Analog input voltage	V _{AN}	-0.3 to AVCC0 + 0.3	V
Operating temperature*3, *4, *5	T _{opr}	-40 to +85 -40 to +105	°C
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the MCU might result if absolute maximum ratings are exceeded.

- Note 1. Ports P205, P206, P400, P401, P407 to P415, P511, P512, and P708 to P713 are 5 V tolerant.
- Note 2. Connect AVCC0 and VCC USB to VCC.
- Note 3. See section 2.2.1, T_i/T_a Definition.
- Note 4. Contact a Renesas Electronics sales office for information on derating operation when Ta = +85°C to +105°C. Derating is the systematic reduction of load for improved reliability.
- Note 5. The upper limit of operating temperature is 85°C or 105°C, depending on the product. For details, see section 1.3, Part Numbering.

Table 2.2 Recommended operating conditions

Parameter	Symbol	Value	Min	Тур	Max	Unit
Power supply voltages	VCC	When USB/SDRAM is not used	2.7	-	3.6	V
		When USB/SDRAM is used	3.0	-	3.6	V
	VSS		-	0	-	V
USB power supply voltages	VCC_USB		-	VCC	-	V
	VSS_USB		-	0	-	V
VBATT power supply voltage	VBATT		1.65* ²	-	3.6	V
Analog power supply voltages	AVCC0*1		-	VCC	-	V
	AVSS0		-	0	-	٧

Note 1. Connect AVCC0 to VCC. When the A/D converter, the D/A converter, or the comparator are not in use, do not leave the AVCC0, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.

Note 2. Low CL crystal cannot be used below VBATT = 1.8 V.

2.2 DC Characteristics

2.2.1 T_i/T_a Definition

Table 2.3 DC characteristics

Conditions: Products with operating temperature (T_a) -40 to +105°C.

Parameter	Symbol	Тур	Max	Unit	Test conditions
Permissible junction temperature	T _j	-	125	°C	High-speed mode
			105* ¹		Low-speed mode Subosc-speed mode

Note: Make sure that $T_i = T_a + \theta_{ija} \times \text{total power consumption (W)}$,

where total power consumption = (VCC - V_{OH}) × ΣI_{OH} + V_{OL} × ΣI_{OL} + I_{CC} max × VCC.

Note 1. The upper limit of operating temperature is 85°C or 105°C, depending on the product. For details, see section 1.3, Part Numbering. If the part number shows the operation temperature to 85°C, then Tj max is 105°C, otherwise, it is 125°C.

2.2.2 I/O V_{IH} , V_{IL}

Table 2.4 I/O V_{IH}, V_{IL} (1 of 2)

Parameter			Symbol	Min	Тур	Max	Unit
Input voltage	Peripheral	EXTAL(external clock input), WAIT, SPI (except	V _{IH}	VCC × 0.8	-	-	V
(except for Schmitt trigger	function pin	RSPCK)	V _{IL}	-	-	VCC × 0.2	
input pins)	Pili	D00 to D15, DQ00 to DQ15	V _{IH}	VCC × 0.7	-	-	
			V _{IL}	-	-	VCC × 0.3	
		ETHERC	V _{IH}	2.3	-	-	
			V _{IL}	-	-	VCC × 0.2	
		IIC (SMBus)*1	V _{IH}	2.1	-	-	
			V _{IL}	-	-	0.8	
		IIC (SMBus)*2	V _{IH}	2.1	-	VCC + 3.6 (max 5.8)	
			V _{IL}	-	-	0.8	
Schmitt trigger	Peripheral	IIC (except for SMBus)*1	V _{IH}	VCC × 0.7	-	-	٧
input voltage	function pin		V _{IL}	-	-	VCC × 0.3	
	P'''		ΔV_T	VCC × 0.05	-	-	

Table 2.4 I/O V_{IH}, V_{IL} (2 of 2)

Parameter					Symbol	Min	Тур	Max	Uni
Schmitt trigger input voltage	Peripheral function	IIC (excep	ot for SMBus)*2		V _{IH}	VCC × 0.7	-	VCC + 3.6 (max 5.8)	V
	pin				V _{IL}	-	-	VCC × 0.3	
					ΔV_{T}	VCC × 0.05	-	-	
		5 V-tolera	nt ports*3, *7		V _{IH}	VCC × 0.8	-	VCC + 3.6 (max 5.8)	-
					V _{IL}	-	-	VCC × 0.2	
					ΔV_{T}	VCC × 0.05	-	-	
		RTCIC0,	When using the	When VBATT	V _{IH}	V _{BATT} × 0.8	-	V _{BATT} + 0.3	
		RTCIC1, RTCIC2	Battery Backup Function	power supply is selected	V _{IL}	-	-	V _{BATT} × 0.2	
		KICICZ	Function	selected	ΔV _T	V _{BATT} × 0.05	-	-	1
				When VCC power supply is selected	V _{IH}	VCC × 0.8	-	Higher voltage either VCC + 0.3 V or VBATT + 0.3 V	
					V _{IL}	-	-	VCC × 0.2	
					ΔV_{T}	VCC × 0.05	-	-	
				he Battery Backup	V _{IH}	VCC × 0.8	-	VCC + 0.3	
			Function		V _{IL}	-	-	VCC × 0.2	
					ΔV _T	VCC × 0.05	-	-	1
		Other inp	ut pins* ⁴		V _{IH}	VCC × 0.8	-	-	1
					V _{IL}	-	-	VCC × 0.2	
					ΔV _T	VCC × 0.05	-	-	1
-	Ports	5 V-tolera	nt ports*5, *7		V _{IH}	VCC × 0.8	-	VCC + 3.6 (max 5.8)	V
					V _{IL}	-	-	VCC × 0.2	
		Other inp	ut pins* ⁶		V _{IH}	VCC × 0.8	-	-	1
					V _{IL}	-	-	VCC × 0.2	1

Note 1. SCL0_B (P204), SCL1_B, SDA1_B (total 3 pins).

Note 2. SCL0_A, SDA0_A, SCL0_B (P408), SDA0_B, SCL1_A, SDA1_A, SCL2, SDA2 (total 8 pins).

Note 3. RES and peripheral function pins associated with P205, P206, P400, P401, P407 to P415, P511, P512, P708 to P713 (total 22 pins).

Note 4. All input pins except for the peripheral function pins already described in the table.

Note 5. P205, P206, P400, P401, P407 to P415, P511, P512, P708 to P713 (total 21 pins).

Note 6. All input pins except for the ports already described in the table.

Note 7. When VCC is less than 2.7 V, the input voltage of 5 V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5 V-tolerant ports are electrically controlled so as not to violate the break down voltage.

2.2.3 I/O I_{OH}, I_{OL}

Table 2.5 I/O I_{OH}, I_{OL}

Parameter			Symbol	Min	Тур	Max	Unit
Permissible output current	Ports P000 to P009, P201	-	ГОН	-	-	-2.0	mA
(average value per pin)			l _{OL}	-	-	2.0	mA
	Ports P014, P015	-	I _{ОН}	-	-	-4.0	mA
			l _{OL}	-	-	4.0	mA
	Ports P205, P206, P407 to P415,	Low drive*1	ГОН	-	-	-2.0	mA
	P602, P708 to P713 (total 18 pins)		l _{OL}	-	-	2.0	mA
		Middle drive*2	Гон	-	-	-4.0	mA
			l _{OL}	-	-	4.0	mA
		High drive*3	Гон	-	-	-20	mA
			l _{OL}	-	-	20	mA
	Other output pins*4	Low drive*1	I _{ОН}	-	-	-2.0	mA
			l _{OL}	-	-	2.0	mA
		Middle drive*2	Гон	-	-	-4.0	mA
			l _{OL}	-	-	4.0	mA
		High drive*3	Гон	-	-	-16	mA
			l _{OL}	-	-	16	mA
Permissible output current	Ports P000 to P009, P201	-	I _{ОН}	-	-	-4.0	mA
max value per pin)			l _{OL}	-	-	4.0	mA
	Ports P014, P015	-	Гон	-	-	-8.0	mA
			l _{OL}	-	-	8.0	mA
	Ports P205, P206, P407 to P415,	Low drive*1	I _{ОН}	-	-	-4.0	mA
	P602, P708 to P713 (total 18 pins)		l _{OL}	-	-	4.0	mA
		Middle drive*2	I _{ОН}	-	-	-8.0	mA
			l _{OL}	-	-	8.0	mA
		High drive*3	I _{ОН}	-	-	-40	mA
			l _{OL}	-	-	40	mA
	Other output pins*4	Low drive*1	ГОН	-	-	-4.0	mA
			l _{OL}	-	-	4.0	mA
		Middle drive*2	ГОН	-	-	-8.0	mA
			l _{OL}	-	-	8.0	mA
		High drive*3	l _{ОН}	-	-	-32	mA
			I _{OL}	-	-	32	mA
Permissible output current	Maximum of all output pins		ΣI _{OH (max)}	-	-	-80	mA
maxvalue of total of all pins)			ΣI _{OL (max)}	-	-	80	mA

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100 µs.

- Note 1. This is the value when low driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.
- Note 2. This is the value when middle driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.
- Note 3. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.
- Note 4. Except for P200, which is an input port.

2.2.4 I/O V_{OH} , V_{OL} , and Other Characteristics

Table 2.6 I/O V_{OH} , V_{OL} , and other characteristics

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Output voltage	IIC	V _{OL}	-	-	0.4	V	I _{OL} = 3.0 mA
		V _{OL}	-	-	0.6		I _{OL} = 6.0 mA
	IIC*1	V _{OL}	-	-	0.4		I _{OL} = 15.0 mA (ICFER.FMPE = 1)
		V _{OL}	-	0.4	-		I _{OL} = 20.0 mA (ICFER.FMPE = 1)
	ETHERC	V _{OH}	VCC - 0.5	-	-		I _{OH} = -1.0 mA
		V _{OL}	-	-	0.4		I _{OL} = 1.0 mA
	Ports P205, P206, P407 to P415, P602, P708 to P713 (total of 18	V _{OH}	VCC - 1.0	-	-		I _{OH} = -20 mA VCC = 3.3 V
	pins)* ²	V _{OL}	-	-	1.0		I _{OL} = 20 mA VCC = 3.3 V
	Other output pins	V _{OH}	VCC - 0.5	-	-		I _{OH} = -1.0 mA
		V _{OL}	-	-	0.5		I _{OL} = 1.0 mA
Input leakage current	RES	I _{in}	-	-	5.0	μА	V _{in} = 0 V V _{in} = 5.5 V
	Port P200		-	-	1.0		V _{in} = 0 V V _{in} = VCC
Three-state leakage current (off state)	5 V-tolerant ports	I _{TSI}	-	-	5.0	μA	V _{in} = 0 V V _{in} = 5.5 V
	Other ports (except for port P200)		-	-	1.0		V _{in} = 0 V V _{in} = VCC
Input pull-up MOS current	Ports P0 to PB	Ip	-300	-	-10	μА	VCC = 2.7 to 3.6 V V _{in} = 0 V
Input capacitance	USB_DP, USB_DM, and ports P014, P015, P400, P401, P511, P512	C _{in}	-	-	16	pF	Vbias = 0V Vamp = 20 mV f = 1 MHZ
	Other input pins	7	-	-	8		T _a = 25°C

Note 1. SCL0_A, SDA0_A (total 2 pins).

Note 2. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

2.2.5 Operating and Standby Current

Table 2.7 Operating and standby current (1 of 2)

Parameter					Symbol	Min	Тур	Max	Unit	Test conditions
Supply		Maximum*2			I _{cc} *3	-	-	102* ²	mA	ICLK = 120 MHz
current*1		CoreMark®*5			1	-	19	-		PCLKA = 120 MHz* PCLKB = 60 MHz
		Normal mode	All pe while flash*	ripheral clocks enabled, (1) code executing from 4		-	26	-		PCLKC = 60 MHz PCLKD = 120 MHz FCLK = 60 MHz BCLK = 120 MHz
	High-speed mode			ripheral clocks disabled, (1) code executing from 5, *6		-	12	-		
	eed	Sleep mode*5, *6				-	10	40		
	h-sp	Increase during BGO	Data	flash P/E	1	-	6	-		
	Ę	operation	Code	flash P/E	1	-	8	-		
	Lo	w-speed mode*5			1	-	1.3	-		ICLK = 1 MHz
	Su	bosc-speed mode*5			1	-	1.2	-		ICLK = 32.768 kHz
	So	oftware Standby mode			1	-	1.3	15		Ta ≤ 85°C
						-	1.3	24		Ta ≤ 105°C
		Power supplied to Standb	y SRAN	I and USB resume	1	-	29	67	μΑ	Ta ≤ 85°C
		detecting unit				-	29	96		Ta ≤ 105°C
		Power not supplied to		r-on reset circuit low	1	-	11.6	32.4		Ta ≤ 85°C
	<u>e</u>	SRAM or USB resume detecting unit	powe	r function disabled		-	11.6	40		Ta ≤ 105°C
	moc	J		r-on reset circuit low	†	-	4.9	23.5		Ta ≤ 85°C
	dpi		powe	r function enabled		-	4.9	31		Ta ≤ 105°C
	re Standby mode	Increase when the RTC and AGT are operating		the low-speed on-chip ator (LOCO) is in use		-	4.4	-		-
	Deep Software			a crystal oscillator for ock loads is in use		-	1.0	-		-
	Deep			a crystal oscillator for ard clock loads is in use		-	1.4	-		-
	the	RTC operating while VCC is off (with the battery backup function, only the RTC and sub-clock oscillator operate) When a crystal oscillator for low clock loads is in use				-	0.9	-		V _{BATT} = 1.8 V, VCC = 0 V
						-	1.1	-		V _{BATT} = 3.3 V, VCC = 0 V
				When a crystal oscillator for standard clock loads is in use		-	1.0	-		V _{BATT} = 1.8 V, VCC = 0 V
			0.000, 100,000		-	1.6	-	V _{BATT} = 3.3 V, VCC = 0 V		
Analog oower		uring 12-bit A/D conversion			AI _{CC}	-	8.0	1.1	mA	-
supply		ıring 12-bit A/D conversion	with S/H	amp		-	2.3	3.3	mA	-
current		CMPHS (1 unit)				-	100	150	μA	-
		mperature sensor			1	-	0.1	0.2	mA	-
	Du	ıring D/A conversion (per ur	nit)	Without AMP output		-	0.1	0.2	mA	-
				With AMP output		-	0.6	1.1	mA	-
		aiting for A/D, D/A conversion	•	·		-	0.9	1.6	mA	-
		DC12, DAC12 in standby mo		units)*8		-	2	8	μA	-
Reference oower	Du	ıring 12-bit A/D conversion	(unit 0)		Al _{REFH0}	-	70	120	μA	-
supply	Wa	aiting for 12-bit A/D convers	ion (uni	t 0)		-	0.07	0.5	μΑ	-
current	AD	OC12 in standby modes (uni	it 0)			-	0.07	0.5	μΑ	-
VREFH0)	Du	uring 12-bit A/D conversion	(unit 1)		Al _{REFH}	-	70	120	μA	-
. ,		During 12-bit A/D conversion (unit 1)			-	0.1	0.4	mA	-	
Reference power		ıring D/A conversion	During D/A conversion Without AMP output (per unit)						1	·
Reference power supply current	Du			·	1	-	0.1	0.4	mA	-
Reference power supply current (VREFH)	Du (pe		D/A (all	With AMP ouput		-	0.1	0.4	mA μA	-

Table 2.7 Operating and standby current (2 of 2)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
USB	Low speed	USB	ICCUSBLS	-	3.5	6.5	mA	VCC_USB
operating current	Full speed	USB	ICCUSBFS	-	4.0	10.0	mA	VCC_USB

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOS transistors in the off state.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. I_{CC} depends on f (ICLK) as follows. (ICLK:PCLKA:PCLKB:PCLKC:PCLKD:BCK:EBCLK = 2:2:1:1:2:1:1)

I_{CC} Max. = 0.61 × f + 29 (maximum operation in High-speed mode)

I_{CC} Typ. = 0.08 × f + 2.6 (normal operation in High-speed mode)

 I_{CC} Typ. = 0.1 × f + 1.2 (Low-speed mode)

I_{CC} Max. = 0.09 × f + 29 (Sleep mode).

Note 4. This does not include the BGO operation.

Note 5. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 6. FCLK, BCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (3.75 MHz).

Note 7. When using ETHERC, PCLKA frequency is such that PCLKA = ICLK.

Note 8. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (12-bit A/D Converter 0 Module Stop bit) and MSTPCRD.MSTPD15 (12-bit A/D Converter 1 Module Stop bit) are in the module-stop state.




Figure 2.2 Temperature dependency in Software Standby mode (reference data)




Figure 2.3 Temperature dependency in Deep Software Standby mode, power supplied to standby SRAM and USB resume detecting unit (reference data)




Figure 2.4 Temperature dependency in Deep Software Standby mode, power not supplied to SRAM or USB resume detecting unit, power-on reset circuit low power function disabled (reference data)




Figure 2.5 Temperature dependency in Deep Software Standby mode, power not supplied to SRAM or USB resume detecting unit, power-on reset circuit low power function enabled (reference data)

2.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 2.8 Rise and fall gradient characteristics

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
VCC rising gradient	Voltage monitor 0 reset disabled at startup	SrVCC	0.0084	-	20	ms/V	-
	Voltage monitor 0 reset enabled at startup		0.0084	-	-		-
	SCI/USB boot mode*1		0.0084	-	20		-
VCC falling gradient*	2	SfVCC	0.0084	-	-	ms/V	-

Note 1. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of the OFS1.LVDAS bit.

Note 2. This applies when VBATT is used.

Table 2.9 Rise and fall gradient and ripple frequency characteristics

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (3.6 V) and lower limit (2.7 V). When the VCC change exceeds VCC ±10%, the allowable voltage change rising and falling gradient dt/dVCC must be met.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Allowable ripple frequency	f _{r (VCC)}	-	-	10	kHz	Figure 2.6 V _{r (VCC)} ≤ VCC × 0.2
		-	-	1	MHz	Figure 2.6 V _{r (VCC)} ≤ VCC × 0.08
		-	-	10	MHz	Figure 2.6 V _{r (VCC)} ≤ VCC × 0.06
Allowable voltage change rising and falling gradient	dt/dVCC	1.0	-	-	ms/V	When VCC change exceeds VCC ±10%




Figure 2.6 Ripple waveform

2.3 AC Characteristics

2.3.1 Frequency

Table 2.10 Operation frequency value in high-speed mode

Parameter			Symbol	Min	Тур	Max	Unit
Operation frequency	System clock (ICLK*2)	System clock (ICLK*2)			-	120	MHz
	Peripheral module clock (PCLKA)*2		1	-	-	120	
Peripheral module clock (PCLKB)*2 Peripheral module clock (PCLKC)*2		KB)*2	1	-	-	60	
		KC)*2	1	_*3	-	60	
	Peripheral module clock (PCL)	KD)*2		-	-	120	
	Flash interface clock (FCLK)*2	!	1	_*1	-	60	
	External bus clock (BCLK)*2		1	-	-	120	
	EBCLK pin output		1	-	-	60	
	SDCLK pin output	VCC ≥ 3.0 V	1	-	-	120	

Note 1. FCLK must run at a frequency of at least 4 MHz when programming or erasing the flash memory.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, FCLK, and BCLK frequencies.

Note 3. When the ADC12 is used, the PCLKC frequency must be at least 1 MHz.

Table 2.11 Operation frequency value in low-speed mode

Parameter		Symbol	Min	Тур	Max	Uni
Operation frequency	System clock (ICLK)*2	f	-	-	1	MH
	Peripheral module clock (PCLKA)*2		-	-	1	
	Peripheral module clock (PCLKB)*2		-	-	1	
	Peripheral module clock (PCLKC)*2,*3		_*3	-	1	
	Peripheral module clock (PCLKD)*2		-	-	1	
	Flash interface clock (FCLK)*1, *2		-	-	1	
	External bus clock (BCLK)		-	-	1	
	EBCLK pin output		-	-	1	

Note 1. Programming or erasing the flash memory is disabled in low-speed mode.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, FCLK, and BCLK frequencies.

Note 3. When the ADC12 is used, the PCLKC frequency must be set to at least 1 MHz.

Table 2.12 Operation frequency value in Subosc-speed mode

Parameter		Symbol	Min	Тур	Max	Unit
Operation frequency	System clock (ICLK)*2	f	29.4	-	36.1	kHz
	Peripheral module clock (PCLKA)*2		-	-	36.1	
	Peripheral module clock (PCLKB)*2		-	-	36.1	
	Peripheral module clock (PCLKC)*2,*3		-	-	36.1	
	Peripheral module clock (PCLKD)*2		-	-	36.1	
	Flash interface clock (FCLK)*1, *2		29.4	-	36.1	
	External bus clock (BCLK)*2		-	-	36.1	
	EBCLK pin output		-	-	36.1	

Note 1. Programming or erasing the flash memory is disabled in Subosc-speed mode.

2.3.2 Clock Timing

Table 2.13 Clock timing except for sub-clock oscillator (1 of 2)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
EBCLK pin output cycle time	t _{Bcyc}	16.6	-	-	ns	Figure 2.7
EBCLK pin output high pulse width	t _{CH}	3.3	-	-	ns	
EBCLK pin output low pulse width	t _{CL}	3.3	-	-	ns	
EBCLK pin output rise time	t _{Cr}	-	-	5.0	ns	
EBCLK pin output fall time	t _{Cf}	-	-	5.0	ns	7
SDCLK pin output cycle time	t _{SDcyc}	8.33	-	-	ns	
SDCLK pin output high pulse width	t _{CH}	1.0	-	-	ns	
SDCLK pin output low pulse width	t _{CL}	1.0	-	-	ns	7
SDCLK pin output rise time	t _{Cr}	-	-	3.0	ns	
SDCLK pin output fall time	t _{Cf}	-	-	3.0	ns	7
EXTAL external clock input cycle time	t _{EXcyc}	41.66	-	-	ns	Figure 2.8
EXTAL external clock input high pulse width	t _{EXH}	15.83	-	-	ns	
EXTAL external clock input low pulse width	t _{EXL}	15.83	-	-	ns	7
EXTAL external clock rise time	t _{EXr}	-	-	5.0	ns	
EXTAL external clock fall time	t _{EXf}	-	-	5.0	ns	
Main clock oscillator frequency	f _{MAIN}	8	-	24	MHz	-
Main clock oscillation stabilization wait time (crystal) *1	t _{MAINOSCWT}	-	-	_*1	ms	Figure 2.9
LOCO clock oscillation frequency	f _{LOCO}	29.4912	32.768	36.0448	kHz	-
LOCO clock oscillation stabilization wait time	t _{LOCOWT}	-	-	60.4	μs	Figure 2.10
ILOCO clock oscillation frequency	f _{ILOCO}	13.5	15	16.5	kHz	-
MOCO clock oscillation frequency	F _{MOCO}	6.8	8	9.2	MHz	-
MOCO clock oscillation stabilization wait time	t _{MOCOWT}	-	-	15.0	μs	-

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, FCLK, and BCLK frequencies.

Note 3. The ADC12 cannot be used.

Table 2.13	Clock timing except for sub-clock oscillator (2	of 2)
-------------------	---	-------

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions	
HOCO clock oscillator	Without FLL	f _{HOCO16}	15.78	16	16.22	MHz	-20 ≤ Ta ≤ 105°C	
oscillation frequency		f _{HOCO18}	17.75	18	18.25			
		f _{HOCO20}	19.72	20	20.28			
		f _{HOCO16}	15.71	16	16.29		-40 ≤ Ta ≤ -20°C	
		f _{HOCO18}	17.68	18	18.32			
		f _{HOCO20}	19.64	20	20.36			
	With FLL	f _{HOCO16}	15.960	16	16.040		-40 ≤ Ta ≤ 105°C	
		f _{HOCO18}	17.955	18	18.045	1	Sub-clock frequency accuracy	
		f _{HOCO20}	19.950	20	20.050		is ±50 ppm.	
HOCO clock oscillation sta	bilization wait time*2	t _{HOCOWT}	-	-	64.7	μs	-	
FLL stabilization wait time	FLL stabilization wait time		-	-	1.8	ms	-	
PLL clock frequency		f _{PLL}	120	-	240	MHz	-	
PLL clock oscillation stabilized	zation wait time	t _{PLLWT}	-	-	174.9	μs	Figure 2.11	

- Note 1. When setting up the main clock oscillator, ask the oscillator manufacturer for an oscillation evaluation, and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended value.
 - After changing the setting in the MOSCCR.MOSTP bit to start main clock operation, read the OSCSF.MOSCSF flag to confirm that it is 1, and then start using the main clock oscillator.
- Note 2. This is the time from release from reset state until the HOCO oscillation frequency (fHOCO) reaches the range for guaranteed operation.

Table 2.14 Clock timing for the sub-clock oscillator

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Sub-clock frequency	f _{SUB}	-	32.768	-	kHz	-
Sub-clock oscillation stabilization wait time	t _{SUBOSCWT}	-	-	_*1	s	Figure 2.12

Note 1. When setting up the sub-clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time.

After changing the setting in the SOSCCR.SOSTP bit to start sub-clock operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization time elapses with an adequate margin. A value that is two times the value shown is recommended.




Figure 2.7 EBCLK and SDCLK output timing




Figure 2.8 EXTAL external clock input timing




Figure 2.9 Main clock oscillation start timing




Figure 2.10 LOCO clock oscillation start timing




Figure 2.11 PLL clock oscillation start timing

Note: Only operate the PLL after the main clock oscillation has stabilized.




Figure 2.12 Sub-clock oscillation start timing

2.3.3 Reset Timing

Table 2.15 Reset timing

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
RES pulse width	Power-on	t _{RESWP}	1	-	-	ms	Figure 2.13
	Deep Software Standby mode	t _{RESWD}	0.6	-	-	ms	Figure 2.14
	Software Standby mode, Subosc-speed mode	t _{RESWS}	0.3	-	-	ms	
	All other	t _{RESW}	200	-	-	μs	
Wait time after RE	S cancellation	t _{RESWT}	-	29	32	μs	Figure 2.13
Wait time after internal reset cancellation (IWDT reset, WDT reset, software reset, SRAM parity error reset, SRAM ECC error reset, bus master MPU error reset, bus slave MPU error reset, stack pointer error reset)		t _{RESW2}	-	320	390	μs	-




Figure 2.13 Power-on reset timing




Figure 2.14 Reset input timing

2.3.4 Wakeup Timing

Table 2.16 Timing of recovery from low power modes

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software	Crystal resonator	System clock source is main clock oscillator*2	t _{SBYMC}	-	2.4*9	2.8*9	ms	Figure 2.15 The division
Standby mode*1	to main clock oscillator	System clock source is PLL with main clock oscillator*3	t _{SBYPC}	-	2.7*9	3.2*9	ms	ratio of all oscillators is 1.
	External clock input	System clock source is main clock oscillator*4	t _{SBYEX}	-	230* ⁹	280*9	μs	
	to main clock oscillator	System clock source is PLL with main clock oscillator*5	t _{SBYPE}	-	570* ⁹	700* ⁹	μs	
	System clock oscillator*8	t _{SBYSC}	-	1.2*9	1.3* ⁹	ms		
	System clock	t _{SBYLO}	-	1.2* ⁹	1.4*9	ms		
	System clock oscillator*6	t _{SBYHO}	-	240*9, *10	300 *9, *10	μs		
	System clock source is MOCO clock oscillator*7		t _{SBYMO}	-	220* ⁹	300*9		μs
Recovery time from	n Deep Softwa	re Standby mode	t _{DSBY}	-	0.65	1.0	ms	Figure 2.16
Wait time after cancellation of Deep Software Standby mode			t _{DSBYWT}	34	-	35	t _{cyc}	
Recovery time from Software	High-speed mode when system clock source is HOCO (20 MHz)		t _{SNZ}	-	35*9, *10	70 *9, *10	μs	Figure 2.17
Standby mode to Snooze mode	High-speed r source is MC	t _{SNZ}	-	11* ⁹	14* ⁹	μs		

- Note 1. The recovery time is determined by the system clock source. When multiple oscillators are active, the recovery time can be determined with the following equation:
 - Total recovery time = recovery time for an oscillator as the system clock source + the longest oscillation stabilization time of any oscillators requiring longer stabilization times than the system clock source + 2 LOCO cycles (when LOCO is operating) + 3 SOSC cycles (when Subosc is oscillating and MSTPC0 = 0 (CAC module stop)).
- Note 2. When the frequency of the crystal is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 05h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation:

 t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 05h) + (t_{MAINOSCWT} (MOSCWTCR = Xh) t_{MAINOSCWT} (MOSCWTCR = 05h))
- Note 3. When the frequency of PLL is 240 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 05h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation:

 t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 05h) + (t_{MAINOSCWT} (MOSCWTCR = Xh) t_{MAINOSCWT} (MOSCWTCR = 05h))
- Note 4. When the frequency of the external clock is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 01h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation: $t_{\text{SBYMC}} \text{ (MOSCWTCR = Xh) = } t_{\text{SBYMC}} \text{ (MOSCWTCR = 01h) + } (t_{\text{MAINOSCWT}} \text{ (MOSCWTCR = Xh) } t_{\text{MAINOSCWT}} \text{ (MOSCWTCR = 01h))}$
- Note 5. When the frequency of PLL is 240 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 01h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation:

 t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 01h) + (t_{MAINOSCWT} (MOSCWTCR = Xh) t_{MAINOSCWT} (MOSCWTCR = 01h))
- Note 6. The HOCO frequency is 20 MHz.
- Note 7. The MOCO frequency is 8 MHz.
- Note 8. In Subosc-speed mode, the sub-clock oscillator or LOCO continues oscillating in Software Standby mode.
- Note 9. When the SNZCR.RXDREQEN bit is set to 0, the following time is added as the power supply recovery time: STCONR.STCON[1:0] = 00b:16 µs (typical), 34 µs (maximum) STCONR.STCON[1:0] = 11b:16 µs (typical), 104 µs (maximum).
- Note 10. When the SNZCR.RXDREQEN bit is set to 0, 16 µs (typical) or 18 µs (maximum) is added as the HOCO wait time.




Figure 2.15 Software Standby mode cancellation timing




Figure 2.16 Deep Software Standby mode cancellation timing




Figure 2.17 Recovery timing from Software Standby mode to Snooze mode

2.3.5 NMI and IRQ Noise Filter

Table 2.17 NMI and IRQ noise filter

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	
NMI pulse width	t _{NMIW}	200	-	-	ns	NMI digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns
		t _{Pcyc} × 2*1	-	-			t _{Pcyc} × 2 > 200 ns
		200	-	-		NMI digital filter enabled	t _{NMICK} × 3 ≤ 200 ns
		t _{NMICK} × 3.5*2	-	-			t _{NMICK} × 3 > 200 ns
IRQ pulse width	t _{IRQW}	200	-	-	ns	IRQ digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns
		t _{Pcyc} × 2*1	-	-			t _{Pcyc} × 2 > 200 ns
		200	-	-		IRQ digital filter enabled	t _{IRQCK} × 3 ≤ 200 ns
		t _{IRQCK} × 3.5*3	-	-			t _{IRQCK} × 3 > 200 ns

Note: 200 ns minimum in Software Standby mode.

Note: If the clock source is switched, add 4 clock cycles of the switched source.

2. Electrical Characteristics RA6M2 Group

- $t_{\mbox{\footnotesize PCVC}}$ indicates the PCLKB cycle. Note 1.
- $t_{\mbox{\scriptsize NMICK}}$ indicates the cycle of the NMI digital filter sampling clock. Note 2.
- Note 3. $t_{\mbox{\footnotesize IRQCK}}$ indicates the cycle of the IRQi digital filter sampling clock.




Figure 2.18 **NMI** interrupt input timing




Figure 2.19 IRQ interrupt input timing

2.3.6 Bus Timing

Table 2.18 Bus timing (1 of 2) Condition 1: When using the CS area controller (CSC).

BCLK = 8 to 120 MHz, EBCLK = 8 to 60 MHz.

VCC = AVCC0 = VCC_USB = VBATT = 2.7 to 3.6 V, VREFH/VREFH0 = 2.7 V to AVCC0.

Output load conditions: $VOH = VCC \times 0.5$, $VOL = VCC \times 0.5$, C = 30 pF.

EBCLK: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. Others: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 120 MHz.

VCC = AVCC0 = VCC_USB = VBATT = 3.0 to 3.6 V, VREFH/VREFH0 = 3.0 V to AVCC0.

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF.

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 60 MHz.

VCC = AVCC0 = VCC USB = VBATT = 3.0 to 3.6 V, VREFH/VREFH0 = 3.0 V to AVCC0.

Output load conditions: VOH = VCC \times 0.5, VOL = VCC \times 0.5, C = 15 pF.

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Max	Unit	Test conditions
Address delay	t _{AD}	-	12.5	ns	Figure 2.20 to
Byte control delay	t _{BCD}	-	12.5	ns	Figure 2.25
CS delay	t _{CSD}	-	12.5	ns	
ALE delay time	t _{ALED}	-	12.5	ns	
RD delay	t _{RSD}	-	12.5	ns	
Read data setup time	t _{RDS}	12.5	-	ns	
Read data hold time	t _{RDH}	0	-	ns	
WR/WRn delay	t _{WRD}	-	12.5	ns	
Write data delay	t _{WDD}	-	12.5	ns	
Write data hold time	t _{WDH}	0	-	ns	
WAIT setup time	t _{WTS}	12.5	-	ns	Figure 2.26
WAIT hold time	t _{WTH}	0	-	ns	

Table 2.18 Bus timing (2 of 2) Condition 1: When using the CS area controller (CSC).

BCLK = 8 to 120 MHz, EBCLK = 8 to 60 MHz.

VCC = AVCC0 = VCC_USB = VBATT = 2.7 to 3.6 V, VREFH/VREFH0 = 2.7 V to AVCC0.

Output load conditions: $VOH = VCC \times 0.5$, $VOL = VCC \times 0.5$, C = 30 pF.

EBCLK: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. Others: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 120 MHz.

VCC = AVCC0 = VCC_USB = VBATT = 3.0 to 3.6 V, VREFH/VREFH0 = 3.0 V to AVCC0.

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF.

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 60 MHz.

VCC = AVCC0 = VCC_USB = VBATT = 3.0 to 3.6 V, VREFH/VREFH0 = 3.0 V to AVCC0.

Output load conditions: $VOH = VCC \times 0.5$, $VOL = VCC \times 0.5$, C = 15 pF.

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Max	Unit	Test conditions
Address delay 2 (SDRAM)	t _{AD2}	0.8	6.8	ns	Figure 2.27 to
CS delay 2 (SDRAM)	t _{CSD2}	0.8	6.8	ns	Figure 2.30
DQM delay (SDRAM)	t _{DQMD}	0.8	6.8	ns	
CKE delay (SDRAM)	t _{CKED}	0.8	6.8	ns	
Read data setup time 2 (SDRAM)	t _{RDS2}	2.9	-	ns	
Read data hold time 2 (SDRAM)	t _{RDH2}	1.5	-	ns	
Write data delay 2 (SDRAM)	t _{WDD2}	-	6.8	ns	
Write data hold time 2 (SDRAM)	t _{WDH2}	0.8	-	ns	
WE delay (SDRAM)	t _{WED}	0.8	6.8	ns	
RAS delay (SDRAM)	t _{RASD}	0.8	6.8	ns	
CAS delay (SDRAM)	t _{CASD}	0.8	6.8	ns	




Figure 2.20 Address/data multiplexed bus read access timing




Figure 2.21 Address/data multiplexed bus write access timing




Figure 2.22 External bus timing for normal read cycle with bus clock synchronized




Figure 2.23 External bus timing for normal write cycle with bus clock synchronized




Figure 2.24 External bus timing for page read cycle with bus clock synchronized




Figure 2.25 External bus timing for page write cycle with bus clock synchronized




Figure 2.26 External bus timing for external wait control




Figure 2.27 SDRAM single read timing




Figure 2.28 SDRAM single write timing




Figure 2.29 SDRAM mode register set timing




Figure 2.30 SDRAM self-refresh timing

2.3.7 I/O Ports, POEG, GPT32, AGT, KINT, and ADC12 Trigger Timing

Table 2.19 I/O ports, POEG, GPT32, AGT, KINT, and ADC12 trigger timing (1 of 2)

GPT32 Conditions:

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
I/O ports	Input data pulse width	t _{PRW}	1.5	-	t _{Pcyc}	Figure 2.31
POEG	POEG input trigger pulse width	t _{POEW}	3	-	t _{Pcyc}	Figure 2.32

I/O ports, POEG, GPT32, AGT, KINT, and ADC12 trigger timing (2 of 2) **Table 2.19**

GPT32 Conditions:

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	Min	Max	Unit	Test conditions
GPT32	Input capture pulse width	Single edge	t _{GTICW}	1.5	-	t _{PDcyc}	Figure 2.33
		Dual edge		2.5	-		
	GTIOCxY output skew	Middle drive buffer	t _{GTISK} *1	-	4	ns	Figure 2.34
	(x = 0 to 7, Y = A or B)	High drive buffer		-	4		
	GTIOCxY output skew	Middle drive buffer	1	-	4		
	(x = 8 to 13, Y = A or B)	High drive buffer		-	4		
	GTIOCxY output skew	Middle drive buffer		-	6		
	(x = 0 to 13, Y = A or B)	High drive buffer		-	6		
	OPS output skew GTOUUP, GTOULO, GTOVUP GTOVLO, GTOWUP, GTOWLO		t _{GTOSK}	-	5	ns	Figure 2.35
GPT(PWM Delay Generation Circuit)	GTIOCxY_Z output skew (x = 0 to 3, Y = A or B, Z = A)		t _{HRSK} *2	-	2.0	ns	Figure 2.36
AGT	AGTIO, AGTEE input cycle		t _{ACYC} *3	100	-	ns	Figure 2.37
	AGTIO, AGTEE input high widt	th, low width	t _{ACKWH} , t _{ACKWL}	40	-	ns	
	AGTIO, AGTO, AGTOA, AGTOB output cycle			62.5	-	ns	1
ADC12	ADC12 trigger input pulse widtl	h	t _{TRGW}	1.5	-	t _{Pcyc}	Figure 2.38
KINT	KRn (n = 00 to 07) pulse width		t _{KR}	250	-	ns	Figure 2.39

Note: $t_{\mbox{\footnotesize PCyc}}$: PCLKB cycle, $t_{\mbox{\footnotesize PDcyc}}$: PCLKD cycle.

This skew applies when the same driver I/O is used. If the I/O of the middle and high drivers is mixed, operation is not Note 1. guaranteed.

Note 2. The load is 30 pF.

Note 3. Constraints on input cycle:

When not switching the source clock: $t_{\text{Pcyc}} \times 2 < t_{\text{ACYC}}$ should be satisfied.

When switching the source clock: $t_{Pcyc} \times 6 < t_{ACYC}$ should be satisfied.




Figure 2.31 I/O ports input timing




Figure 2.32 **POEG** input trigger timing




Figure 2.33 GPT32 input capture timing




Figure 2.34 GPT32 output delay skew




Figure 2.35 GPT32 output delay skew for OPS




Figure 2.36 GPT32 (PWM Delay Generation Circuit) output delay skew




Figure 2.37 AGT input/output timing




Figure 2.38 ADC12 trigger input timing




Figure 2.39 Key interrupt input timing

2.3.8 PWM Delay Generation Circuit Timing

Table 2.20 PWM Delay Generation Circuit timing

Parameter	Min	Тур	Max	Unit	Test conditions
Operation frequency	80	-	120	MHz	-
Resolution	-	260	-	ps	PCLKD = 120 MHz
DNL*1	-	±2.0	-	LSB	-

Note 1. This value normalizes the differences between lines in 1-LSB resolution.

2.3.9 CAC Timing

Table 2.21 CAC timing

Paramete	er		Symbol	Min	Тур	Max	Unit	Test conditions
CAC	CACREF input pulse width	t _{PBcyc} ≤ tcac*2	t _{CACREF}	$4.5 \times t_{cac} + 3 \times t_{PBcyc}$	-	-	ns	-
		t _{PBcyc} > tcac*2		$5 \times t_{cac} + 6.5 \times t_{PBcyc}$	•	-	ns	

Note 1. t_{PBcyc} : PCLKB cycle.

Note 2. t_{cac} : CAC count clock source cycle.

2.3.10 **SCI Timing**

Table 2.22 SCI timing (1)
Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SCK0 to SCK9. For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	Min	Max	Unit*1	Test conditions
SCI	Input clock cycle	Asynchronous	t _{Scyc}	4	-	t _{Pcyc}	Figure 2.40
		Clock synchronous		6	-		
	Input clock pulse width		t _{SCKW}	0.4	0.6	t _{Scyc}	
	Input clock rise time		t _{SCKr}	-	5	ns	
	Input clock fall time	t _{SCKf}	-	5	ns		
		Asynchronous	t _{Scyc}	6	-	t _{Pcyc}	1
		Clock synchronous		4	-		
	Output clock pulse width	t _{SCKW}	0.4	0.6	t _{Scyc}		
	Output clock rise time	t _{SCKr}	-	5	ns		
	Output clock fall time		t _{SCKf}	-	5	ns	
	Transmit data delay	Clock synchronous	t _{TXD}	-	25	ns	Figure 2.41
	Receive data setup time	Clock synchronous	t _{RXS}	15	-	ns	
	Receive data hold time	Clock synchronous	t _{RXH}	5	-	ns	

Note 1. t_{Pcyc} : PCLKA cycle.




Figure 2.40 SCK clock input/output timing




Figure 2.41 SCI input/output timing in clock synchronous mode

Table 2.23 SCI timing (2)
Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SCK0 to SCK9.
For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parame	ter	Symbol	Min	Max	Unit	Test conditions
Simple SPI	SCK clock cycle output (master)	t _{SPcyc}	4 (PCLKA ≤ 60 MHz) 8 (PCLKA > 60 MHz)	65536	t _{Pcyc}	Figure 2.42
	SCK clock cycle input (slave)	-	6 (PCLKA ≤ 60 MHz) 12 (PCLKA > 60 MHz)	65536		
	SCK clock high pulse width	t _{SPCKWH}	0.4	0.6	t _{SPcyc}	
	SCK clock low pulse width	t _{SPCKWL}	0.4	0.6	t _{SPcyc}	=
	SCK clock rise and fall time	t _{SPCKr} , t _{SPCKf}	-	20	ns	=
	Data input setup time	t _{SU}	33.3	-	ns	Figure 2.43 to Figure 2.46
	Data input hold time	t _H	33.3	-	ns	
	SS input setup time	t _{LEAD}	1	-	t _{SPcyc}	
	SS input hold time	t _{LAG}	1	-	t _{SPcyc}	=
	Data output delay	t _{OD}	-	33.3	ns	
	Data output hold time	t _{OH}	-10	-	ns	
	Data rise and fall time	t _{Dr} , t _{Df}	-	16.6	ns	
	SS input rise and fall time	t _{SSLr} , t _{SSLf}	-	16.6	ns	
	Slave access time	t _{SA}	-	4 (PCLKA ≤ 60 MHz) 8 (PCLKA > 60 MHz)	t _{Pcyc}	Figure 2.46
	Slave output release time	t _{REL}	-	5 (PCLKA ≤ 60 MHz) 10 (PCLKA > 60 MHz)	t _{Pcyc}	




Figure 2.42 SCI simple SPI mode clock timing




Figure 2.43 SCI simple SPI mode timing for master when CKPH = 1




Figure 2.44 SCI simple SPI mode timing for master when CKPH = 0




Figure 2.45 SCI simple SPI mode timing for slave when CKPH = 1




Figure 2.46 SCI simple SPI mode timing for slave when CKPH = 0


Table 2.24 SCI timing (3) (1 of 2)
Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
Simple IIC (Standard mode)	SDA input rise time	t _{Sr}	-	1000	ns	Figure 2.47
	SDA input fall time	t _{Sf}	-	300	ns]
	SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc}	ns]
	Data input setup time	t _{SDAS}	250	-	ns]
	Data input hold time	t _{SDAH}	0	-	ns]
	SCL, SDA capacitive load	C _{b*} 1	-	400	pF]

Table 2.24 SCI timing (3) (2 of 2)
Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
Simple IIC	SDA input rise time	t _{Sr}	-	300	ns	Figure 2.47
(Fast mode)	SDA input fall time	t _{Sf}	-	300	ns]
	SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc}	ns]
	Data input setup time	t _{SDAS}	100	-	ns]
	Data input hold time	t _{SDAH}	0	-	ns]
	SCL, SDA capacitive load	C _{b*} 1	-	400	pF	1

 $t_{\mbox{\scriptsize IICcyc}}\!\!:\mbox{\scriptsize IIC}$ internal reference clock (IIC $\!\phi\!$) cycle. Note: Note 1. Cb indicates the total capacity of the bus line.



SCI simple IIC mode timing Figure 2.47

2.3.11 SPI Timing

Table 2.25 SPI timing

Conditions:

For RSPCKA and RSPCKB pins, high drive output is selected with the Port Drive Capability bit in the PmnPFS register. For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

neter		Symbol	Min	Max	Unit*1	Test conditions'	
RSPCK clock cycle	Master	t _{SPcyc}	2 (PCLKA ≤ 60 MHz) 4 (PCLKA > 60 MHz)	4096	t _{Pcyc}	Figure 2.48 C = 30 pF	
	Slave		4	4096			
RSPCK clock high pulse width	Master	t _{SPCKWH}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	-	ns		
	Slave		2 × t _{Pcyc}	-			
RSPCK clock low pulse width	Master	t _{SPCKWL}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	-	ns		
	Slave		2 × t _{Pcyc}	-			
RSPCK clock rise and	Master	t _{SPCKr,}	-	5	ns		
fall time	Slave	t _{SPCKf}	-	1	μs		
Data input setup time	Master	t _{SU}	4	-		Figure 2.49 to	
	Slave		5	-		Figure 2.54 C = 30 pF	
Data input hold time	Master (PCLKA division ratio set to 1/2)	t _{HF}	0	-	ns	. C = 30 pr	
	Master (PCLKA division ratio set to a value other than 1/2)	t _H	t _{Pcyc}	-			
	Slave	t _H	20	-			
SSL setup time	Master	t _{LEAD}	N × t _{SPcyc} - 10*3	N × t _{SPcyc} + 100*3	ns		
	Slave		6 x t _{Pcyc}	-	ns	1	
SSL hold time	Master	t _{LAG}	N × t _{SPcyc} - 10 *4	N × t _{SPcyc} + 100*4	ns		
	Slave		6 x t _{Pcyc}	-	ns		
Data output delay	Master	t _{OD}	-	6.3	ns		
	Slave		-	20			
Data output hold time	Master	t _{OH}	0	-	ns		
	Slave	1	0	-			
Successive transmission delay	Master	t _{TD}	t _{SPcyc} + 2 × t _{Pcyc}	8 × t _{SPcyc} + 2 × t _{Pcyc}	ns		
	Slave	1	6 × t _{Pcyc}				
MOSI and MISO rise	Output	t _{Dr,} t _{Df}	-	5	ns		
and fall time	Input	1	-	1	μs		
SSL rise and fall time	Output	t _{SSLr,}	-	5	ns		
	Input	t _{SSLf}	-	1	μs		
Slave access time		t _{SA}	-	2 x t _{Pcyc} + 28	ns	Figure 2.53 an Figure 2.54	
Slave output release tim	ne	t _{REL}	-	2 x t _{Pcyc} + 28		C = 30 _P F	

Note 1. t_{Pcyc} : PCLKA cycle.

Note 2. Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the SPI interface, the AC portion of the electrical characteristics is measured for each group.

- Note 3. N is set to an integer from 1 to 8 by the SPCKD register.
- Note 4. N is set to an integer from 1 to 8 by the SSLND register.




Figure 2.48 SPI clock timing




Figure 2.49 SPI timing for master when CPHA = 0




Figure 2.50 SPI timing for master when CPHA = 0 and the bit rate is set to PCLKA/2




Figure 2.51 SPI timing for master when CPHA = 1




Figure 2.52 RSPI timing for master when CPHA = 1 and the bit rate is set to PCLKA/2




Figure 2.53 SPI timing for slave when CPHA = 0




Figure 2.54 SPI timing for slave when CPHA = 1

2.3.12 QSPI Timing

Table 2.26 QSPI timingConditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Param	eter	Symbol	Min	Max	Unit*1	Test conditions
QSPI	QSPCK clock cycle	t _{QScyc}	2	48	t _{Pcyc}	Figure 2.55
	QSPCK clock high pulse width	t _{QSWH}	t _{QScyc} × 0.4	-	ns	
	QSPCK clock low pulse width	t _{QSWL}	t _{QScyc} × 0.4	-	ns	
	Data input setup time	t _{Su}	8	-	ns	Figure 2.56
	Data input hold time	t _{IH}	0	-	ns	
	QSSL setup time	t _{LEAD}	(N+0.5) x t _{Qscyc} - 5 *2	(N+0.5) x t _{Qscyc} +100 *2	ns	
	QSSL hold time	t _{LAG}	(N+0.5) x t _{Qscyc} - 5 *3	(N+0.5) x t _{Qscyc} +100 *3	ns	
	Data output delay	t _{OD}	-	4	ns	
	Data output hold time	t _{OH}	-3.3	-	ns	
	Successive transmission delay	t _{TD}	1	16	t _{QScyc}	

Note 1. t_{Pcyc} : PCLKA cycle.

Note 2. N is set to 0 or 1 in SFMSLD. Note 3. N is set to 0 or 1 in SFMSHD.




Figure 2.55 QSPI clock timing




Figure 2.56 Transmit and receive timing

2.3.13 **IIC Timing**

- Table 2.27 IIC timing (1) (1 of 2)
 (1) Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_A, SCL1_A, SDA1_B, SCL1_B.
- (2) The following pins do not require setting: SCL0_A, SDA0_A, SCL2, SDA2.
- (3) Use pins that have a letter appended to their names, for instance "_A" or "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	Min*1	Max	Unit	Test conditions*3
IIC	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 1300	-	ns	Figure 2.57
(Standard mode, SMBus)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	-	ns	
ICFER.FMPE = 0	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL, SDA input rise time	t _{Sr}	-	1000	ns	
	SCL, SDA input fall time	t _{Sf}	-	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time when wakeup function is disabled	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 300	-	ns	
	START condition input hold time when wakeup function is disabled	t _{STAH}	t _{IICcyc} + 300	-	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 300	-	ns	
	Repeated START condition input setup time	t _{STAS}	1000	-	ns	
	STOP condition input setup time	t _{STOS}	1000	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C _b	-	400	pF	

Table 2.27 IIC timing (1) (2 of 2)
(1) Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0 B, SDA1 A, SCL1 A, SDA1 B, SCL1 B.

- (2) The following pins do not require setting: SCL0_A, SDA0_A, SCL2, SDA2.
- (3) Use pins that have a letter appended to their names, for instance "_A" or "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	Min*1	Max	Unit	Test conditions*3
IIC (Fast mode)	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 600	-	ns	Figure 2.57
(Fast mode)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	-	ns	-
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	-	ns	-
	SCL, SDA input rise time	t _{Sr}	20 × (external pullup voltage/5.5V)*2	300	ns	
	SCL, SDA input fall time	t _{Sf}	20 × (external pullup voltage/5.5V)*2	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time when wakeup function is disabled	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 300	-	ns	
	START condition input hold time when wakeup function is disabled	t _{STAH}	t _{IICcyc} + 300	-	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 300	-	ns	
	Repeated START condition input setup time	t _{STAS}	300	-	ns	1
	STOP condition input setup time	t _{STOS}	300	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C _b	-	400	pF	

Note: $t_{\text{IICcyc}}\!\!:$ IIC internal reference clock (IIC ϕ) cycle, $t_{\text{Pcyc}}\!\!:$ PCLKB cycle.

Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1. Note 1.

Only supported for SCL0_A, SDA0_A, SCL2, and SDA2. Note 2.

Note 3. Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Table 2.28 IIC timing (2)
Setting of the SCL0_A, SDA0_A pins is not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min*1,*2	Max	Unit	Test conditions
Parameter IIC (Fast-mode+) ICFER.FMPE = 1	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 240	-	ns	Figure 2.57
	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 120	-	ns	
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 120	-	ns	
	SCL, SDA input rise time	t _{Sr}	-	120	ns	
	SCL, SDA input fall time	t _{Sf}	-	120	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	_
	SDA input bus free time when wakeup function is disabled	t _{BUF}	3 (6) × t _{IICcyc} + 120	-	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 120	-	ns	
	Start condition input hold time when wakeup function is disabled	t _{STAH}	t _{IICcyc} + 120	-	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 120	-	ns	
	Restart condition input setup time	t _{STAS}	120	-	ns	
	Stop condition input setup time	t _{STOS}	120	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 30	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C _b	-	550	pF	

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle.

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 2. Cb indicates the total capacity of the bus line.




Figure 2.57 I²C bus interface input/output timing

2.3.14 **SSIE Timing**

- Table 2.29 SSIE timing
 (1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.
- (2) Use pins that have a letter appended to their names, for instance "_A" or "_B" to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group.

				Target	specification		
Parameter			Symbol	Min.	Max.	Unit	Comments
SSIBCK0	Cycle	Master	t _O	80	-	ns	Figure 2.58
		Slave	t _l	80	-	ns	
	High level/ low level	Master	t _{HC} /t _{LC}	0.35	-	t _O	
		Slave	1	0.35	-	t _l	
	Rising time/falling time	Master	t _{RC} /t _{FC}	-	0.15	t _O / t _I	
		Slave	1	-	0.15	t _O / t _I	
SSILRCK0/SSIFS0,	Input set up time	Master	t _{SR}	12	-	ns	Figure 2.60,
SSITXD0, SSIRXD0, SSIDATA0		Slave	1	12	-	ns	Figure 2.61
00.270	Input hold time	Master	t _{HR}	8	-	ns	
		Slave	1	15	-	ns	
	Output delay time	Master	t _{DTR}	-10	5	ns	
		Slave		0	20	ns	Figure 2.60, Figure 2.61
	Output delay time from SSILRCK0/SSIFS0 change	Slave	t _{DTRW}	-	20	ns	Figure 2.62*1
GTIOC1A,	Cycle		t _{EXcyc}	20	-	ns	Figure 2.59
AUDIO_CLK	High level/ low level		t _{EXL} / t _{EXH}	0.4	0.6	t _{EXcyc}	

For slave-mode transmission, SSIE has a path, through which the signal input from the SSILRCK0/SSIFS0 pin is used to generate transmit data, and the transmit data is logically output to the SSITXD0 or SSIDATA0 pin.




Figure 2.58 SSIE clock input/output timing




Figure 2.59 Clock input timing




Figure 2.60 SSIE data transmit and receive timing when SSICR.BCKP = 0




Figure 2.61 SSIE data transmit and receive timing when SSICR.BCKP = 1




Figure 2.62 SSIE data output delay after SSILRCK0/SSIFS0 change

2.3.15 SD/MMC Host Interface Timing

Table 2.30 SD/MMC Host Interface signal timingConditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register. Clock duty ratio is 50%.

Parameter	Symbol	Min	Max	Unit	Test conditions*1
SDnCLK clock cycle	T _{SDCYC}	20	-	ns	Figure 2.63
SDnCLK clock high pulse width	T _{SDWH}	6.5	-	ns	
SDnCLK clock low pulse width	T _{SDWL}	6.5	-	ns	
SDnCLK clock rise time	T _{SDLH}	-	3	ns	
SDnCLK clock fall time	T _{SDHL}	-	3	ns	
SDnCMD/SDnDATm output data delay	T _{SDODLY}	-6	5	ns	
SDnCMD/SDnDATm input data setup	T _{SDIS}	4	-	ns	
SDnCMD/SDnDATm input data hold	T _{SDIH}	2	-	ns	

Note 1. Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership.

For the SD/MMC Host interface, the AC portion of the electrical characteristics is measured for each group.




Figure 2.63 SD/MMC Host Interface signal timing

2.3.16 **ETHERC Timing**

Table 2.31 ETHERC timingConditions: ETHERC (RMII): Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ET0_MDC, ET0_MDIO.

For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

ETHERC (MII): Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions*3
ETHERC	REF50CK0 cycle time	T _{ck}	20	-	ns	Figure 2.64 to
(RMII)	REF50CK0 frequency, typical 50 MHz	-	-	50 + 100 ppm	MHz	Figure 2.67
	REF50CK0 duty	-	35	65	%	
	REF50CK0 rise/fall time	T _{ckr/ckf}	0.5	3.5	ns	
	RMII_xxxx*1 output delay	T _{co}	2.5	12.0	ns	
	RMII_xxxx*2 setup time	T _{su}	3	-	ns	
	RMII_xxxx*2 hold time	T _{hd}	1	-	ns	
	RMII_xxxx*1, *2 rise/fall time	T _r /T _f	0.5	4	ns	
	ET0_WOL output delay	t _{WOLd}	1	23.5	ns	Figure 2.68
ETHERC	ET0_TX_CLK cycle time	t _{Tcyc}	40	-	ns	-
(MII)	ET0_TX_EN output delay	t _{TENd}	1	20	ns	Figure 2.69
	ET0_ETXD0 to ET_ETXD3 output delay	t _{MTDd}	1	20	ns	
	ET0_CRS setup time	t _{CRSs}	10	-	ns	
	ET0_CRS hold time	t _{CRSh}	10	-	ns	
	ET0_COL setup time	t _{COLs}	10	-	ns	Figure 2.70
	ET0_COL hold time	t _{COLh}	10	-	ns	
	ET0_RX_CLK cycle time	t _{TRcyc}	40	-	ns	-
	ET0_RX_DV setup time	t _{RDVs}	10	-	ns	Figure 2.71
	ET0_RX_DV hold time	t _{RDVh}	10	-	ns	
	ET0_ERXD0 to ET_ERXD3 setup time	t _{MRDs}	10	-	ns	
	ET0_ERXD0 to ET_ERXD3 hold time	t _{MRDh}	10	-	ns	
	ET0_RX_ER setup time	t _{RERs}	10	-	ns	Figure 2.72
	ET0_RX_ER hold time	t _{RESh}	10	-	ns	1
	ET0_WOL output delay	t _{WOLd}	1	23.5	ns	Figure 2.73

Note 1. RMII_TXD_EN, RMII_TXD1, RMII_TXD0.

Note 2. RMII_CRS_DV, RMII_RXD1, RMII_RXD0, RMII_RX_ER.

Note 3. The following pins must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the ETHERC (RMII) Host interface, the AC portion of the electrical characteristics is measured for each group.

REF50CK0 A, REF50CK0 B, RMII0 xxxx A, RMII0 xxxx B.




Figure 2.64 REF50CK0 and RMII signal timing




Figure 2.65 RMII transmission timing




Figure 2.66 RMII reception timing in normal operation




Figure 2.67 RMII reception timing when an error occurs




Figure 2.68 WOL output timing for RMII




Figure 2.69 MII transmission timing in normal operation




Figure 2.70 MII transmission timing when a conflict occurs




Figure 2.71 MII reception timing in normal operation




Figure 2.72 MII reception timing when an error occurs




Figure 2.73 WOL output timing for MII

PDC Timing 2.3.17

Table 2.32 PDC timingConditions: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Output load conditions: V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, C = 30 pF

Param	neter	Symbol	Min	Max	Unit	Test conditions
PDC	PIXCLK input cycle time	t _{PIXcyc}	37	-	ns	Figure 2.74
	PIXCLK input high pulse width	t _{PIXH}	10	-	ns	
	PIXCLK input low pulse width	t _{PIXL}	10	-	ns	1
	PIXCLK rise time	t _{PIXr}	-	5	ns	1
	PIXCLK fall time	t _{PIXf}	-	5	ns	1
	PCKO output cycle time	t _{PCKcyc}	2 × t _{PBcyc}	-	ns	Figure 2.75
	PCKO output high pulse width	t _{PCKH}	(t _{PCKcyc} - t _{PCKr} - t _{PCKf})/2 - 3	-	ns	1
	PCKO output low pulse width	t _{PCKL}	(t _{PCKcyc} - t _{PCKr} - t _{PCKf})/2 - 3	-	ns	1
	PCKO rise time	t _{PCKr}	-	5	ns	1
	PCKO fall time	t _{PCKf}	-	5	ns	1
	VSYNV/HSYNC input setup time	t _{SYNCS}	10	-	ns	Figure 2.76
	VSYNV/HSYNC input hold time	t _{SYNCH}	5	-	ns	
	PIXD input setup time	t _{PIXDS}	10	-	ns	
	PIXD input hold time	t _{PIXDH}	5	-	ns	

Note 1. t_{PBcyc}: PCLKB cycle.




Figure 2.74 **PDC** input clock timing




Figure 2.75 PDC output clock timing




Figure 2.76 PDC AC timing

2.4 USB Characteristics

2.4.1 USBFS Timing

Table 2.33 USBFS low-speed characteristics for host only (USB_DP and USB_DM pin characteristics) Conditions: VCC = AVCC0 = VCC_USB = VBATT = $3.0 \text{ to } 3.6 \text{V}, 2.7 \le \text{VREFH0/VREFH} \le \text{AVCC0}, \text{UCLK} = 48 \text{ MHz}$

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input	Input high voltage	V _{IH}	2.0	-	-	V	-
characteristics	Input low voltage	V _{IL}	-	-	0.8	V	-
	Differential input sensitivity	V _{DI}	0.2	-	-	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	-	2.5	V	-
Output	Output high voltage	V _{OH}	2.8	-	3.6	V	I _{OH} = -200 μA
characteristics	Output low voltage	V _{OL}	0.0	-	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	-	2.0	V	Figure 2.77
	Rise time	t _{LR}	75	-	300	ns	
	Fall time	t _{LF}	75	-	300	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	80	-	125	%	t _{LR} / t _{LF}
Pull-up and pull- down characteristics	USB_DP and USB_DM pull- down resistance in host controller mode	R _{pd}	14.25	-	24.80	kΩ	-




Figure 2.77 USB_DP and USB_DM output timing in low-speed mode




Figure 2.78 Test circuit in low-speed mode

Table 2.34 USBFS full-speed characteristics (USB_DP and USB_DM pin characteristics) Conditions: VCC = AVCC0 = VCC_USB = VBATT = 3.0 to 3.6 V, $\overline{2.7}$ \leq VREFH0/VREFH \leq AVCC0, UCLK = 48 MHz

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input	Input high voltage	V _{IH}	2.0	-	-	V	-
characteristics	Input low voltage	V _{IL}	-	-	0.8	V	-
	Differential input sensitivity	V _{DI}	0.2	-	-	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	-	2.5	V	-
Output	Output high voltage	V _{OH}	2.8	-	3.6	V	I _{OH} = -200 μA
characteristics	Output low voltage	V _{OL}	0.0	-	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	-	2.0	V	Figure 2.79
	Rise time	t _{LR}	4	-	20	ns	
	Fall time	t _{LF}	4	-	20	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	90	-	111.11	%	t _{FR} / t _{FF}
	Output resistance	Z _{DRV}	28	-	44	Ω	USBFS: Rs = 27 Ω included
Pull-up and pull-	DM pull-up resistance in	R _{pu}	0.900	-	1.575	kΩ	During idle state
down characteristics	device controller mode		1.425	-	3.090	kΩ	During transmission and reception
	USB_DP and USB_DM pull- down resistance in host controller mode	R _{pd}	14.25	-	24.80	kΩ	-




Figure 2.79 USB_DP and USB_DM output timing in full-speed mode




Figure 2.80 Test circuit in full-speed mode

2.5 ADC12 Characteristics

Table 2.35 A/D conversion characteristics for unit 0 (1 of 2) Conditions: PCLKC = 1 to 60 MHz

Parameter	Min	Тур	Max	Unit	Test conditions
Frequency	1	-	60	MHz	-
Analog input capacitance	-	-	30	pF	-

Table 2.35 A/D conversion characteristics for unit 0 (2 of 2) Conditions: PCLKC = 1 to 60 MHz

Parameter			Min	Тур	Max	Unit	Test conditions
Quantization error			-	±0.5	-	LSB	-
Resolution			-	-	12	Bits	-
Channel-dedicated sample-and-hold circuits in use* ³ (AN000 to AN002)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)*2	-	-	μs	Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error		-	±1.5	±3.5	LSB	AN000 to AN002 = 0.25 V
	Full-scale error		-	±1.5	±3.5	LSB	AN000 to AN002 = VREFH0- 0.25 V
	Absolute accuracy		-	±2.5	±5.5	LSB	-
	DNL differential nonli	nearity error	-	±1.0	±2.0	LSB	-
	INL integral nonlinea	rity error	-	±1.5	±3.0	LSB	-
	Holding characteristics of sample-and hold circuits		-	-	20	μs	-
	Dynamic range		0.25	-	VREFH0 - 0.25	V	-
Channel-dedicated sample-and-hold circuits not in use	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	-	-	μs	Sampling in 16 states
(AN000 to AN002)	Offset error		-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL differential nonlinearity error		-	±0.5	±1.5	LSB	-
	INL integral nonlinearity error		-	±1.0	±2.5	LSB	-
High-precision channels (AN003 to AN007)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	-	-	μs	Sampling in 16 states
		Max. = 400 Ω	0.40 (0.183)*2	-	-	μs	Sampling in 11 states VCC = AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH0 ≤ AVCC0
	Offset error		-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL differential nonli	nearity error	-	±0.5	±1.5	LSB	-
	INL integral nonlinea	rity error	-	±1.0	±2.5	LSB	-
Normal-precision channels (AN016 to AN020)	Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	-	-	μs	Sampling in 40 states
	Offset error	1	-	±1.0	±5.5	LSB	-
	Full-scale error		-	±1.0	±5.5	LSB	-
	Absolute accuracy		-	±2.0	±7.5	LSB	-
	DNL differential nonli	nearity error	-	±0.5	±4.5	LSB	-
	INL integral nonlinea	ritv error	_	±1.0	±5.5	LSB	-

Note: These specification values apply when there is no access to the external bus during A/D conversion. If access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of PORT0 as digital outputs is not allowed when the 12-bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable.

- Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.
- Note 2. Values in parentheses indicate the sampling time.
- Note 3. When simultaneously using channel-dedicated sample-and-hold circuits in unit 0 and unit 1, see Table 2.37.

Table 2.36 A/D conversion characteristics for unit 1

Conditions: PCLKC = 1 to 60 MHz

Parameter			Min	Тур	Max	Unit	Test conditions
Frequency			1	-	60	MHz	-
Analog input capacita	ance		-	-	30	pF	-
Quantization error			-	±0.5	-	LSB	-
Resolution			-	-	12	Bits	-
Channel-dedicated sample-and-hold circuits in use*3 (AN100 to AN102)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)* ²	-	-	μs	Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error		-	±1.5	±3.5	LSB	AN100 to AN102 = 0.25 V
	Full-scale error		-	±1.5	±3.5	LSB	AN100 to AN102 = VREFH - 0.25 V
	Absolute accuracy		-	±2.5	±5.5	LSB	-
	DNL differential nonli	nearity error	-	±1.0	±2.0	LSB	-
	INL integral nonlinear	-	±1.5	±3.0	LSB	-	
	Holding characteristics of sample-and hold circuits		-	-	20	μs	-
	Dynamic range		0.25	-	VREFH - 0.25	V	-
Channel-dedicated sample-and-hold circuits not in use (AN100 to AN102)	Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)* ²	-	-	μs	Sampling in 16 states
	Offset error	•	-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL differential nonlinearity error		-	±0.5	±1.5	LSB	-
	INL integral nonlinear	rity error	-	±1.0	±2.5	LSB	-
High-precision channels (AN105 to AN107)	Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)* ²	-	-	μs	Sampling in 16 states
		Max. = 400 Ω	0.40 (0.183)*2	-	-	μs	Sampling in 11 states VCC = AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH ≤ AVCC0
	Offset error		-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL differential nonli	nearity error	-	±0.5	±1.5	LSB	-
	INL integral nonlinear	rity error	-	±1.0	±2.5	LSB	-
Normal-precision channels (AN116 to AN118)	Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)* ²	-	-	μs	Sampling in 40 states
	Offset error	•	-	±1.0	±5.5	LSB	-
	Full-scale error		-	±1.0	±5.5	LSB	-
	Absolute accuracy		-	±2.0	±7.5	LSB	-
	DNL differential nonli	nearity error	-	±0.5	±4.5	LSB	-
	INL integral nonlinear	rity error	-	±1.0	±5.5	LSB	-

Note: These specification values apply when there is no access to the external bus during A/D conversion. If access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of PORT0 as digital outputs is not allowed when the 12-bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable.

- Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.
- Note 2. Values in parentheses indicate the sampling time.
- Note 3. When simultaneously using channel-dedicated sample-and-hold circuits in unit 0 and unit 1, see Table 2.37.



Table 2.37 A/D conversion characteristics for simultaneous use of channel-dedicated sample-and-hold circuits in unit0 and unit1
Conditions: PCLKC = 30/60 MHz

Parameter	_	Min	Тур	Max	Test conditions
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±5.0	PCLKC = 60 MHz
with continious sampling function enabled (AN000 to AN002)	Full-scale error	-	±2.5	±5.0	Sampling in 15 states
(114000 to 114002)	Absolute accuracy	-	±4.0	±8.0	
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±5.0	
with continious sampling function enabled (AN100 to AN102)	Full-scale error	-	±2.5	±5.0	
(AIVIOO to AIVIOZ)	Absolute accuracy	-	±4.0	±8.0	
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±3.5	PCLKC = 30 MHz
with continious sampling function enabled (AN000 to AN002)	Full-scale error	-	±1.5	±3.5	Sampling in 7 states
(111000 10 / 111002)	Absolute accuracy	-	±3.0	±5.5	
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±3.5	
with continious sampling function enabled (AN100 to AN102)	Full-scale error	-	±1.5	±3.5	
(11100 10 / 11102)	Absolute accuracy	-	±3.0	±5.5	

Note: When simultaneously using channel-dedicated sample-and-hold circuits in unit0 and unit1, setting the ADSHMSR.SHMD bit to 1 is recommended.

Table 2.38 A/D internal reference voltage characteristics

Parameter	Min	Тур	Max	Unit	Test conditions
A/D internal reference voltage	1.13	1.18	1.23	V	-
Sampling time	4.15	-	-	μs	-




Figure 2.81 Illustration of ADC12 characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 = 3.072 V, then the 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If the analog input voltage is 6 mV, an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 003h to 00Dh, though an output code of 008h can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between the 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

2.6 DAC12 Characteristics

Table 2.39 D/A conversion characteristics

Parameter	Min	Тур	Max	Unit	Test conditions
Resolution	-	-	12	Bits	-
Without output amplifier	•	•	•	•	•
Absolute accuracy	-	-	±24	LSB	Resistive load 2 MΩ
INL	-	±2.0	±8.0	LSB	Resistive load 2 MΩ
DNL	-	±1.0	±2.0	LSB	-
Output impedance	-	8.5	-	kΩ	-
Conversion time	-	-	3.0	μs	Resistive load 2 MΩ, Capacitive load 20 pF
Output voltage range	0	-	VREFH	V	-
With output amplifier	•	•	•	•	
INL	-	±2.0	±4.0	LSB	-
DNL	-	±1.0	±2.0	LSB	-
Conversion time	-	-	4.0	μs	-
Resistive load	5	-	-	kΩ	-
Capacitive load	-	-	50	pF	-
Output voltage range	0.2	-	VREFH - 0.2	V	-

2.7 TSN Characteristics

Table 2.40 TSN characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Relative accuracy	-	-	±1.0	-	°C	-
Temperature slope	-	-	4.0	-	mV/°C	-
Output voltage (at 25°C)	-	-	1.24	-	V	-
Temperature sensor start time	t _{START}	-	-	30	μs	-
Sampling time	-	4.15	-	-	μs	-

2.8 OSC Stop Detect Characteristics

Table 2.41 Oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Detection time	t _{dr}	-	-	1	ms	Figure 2.82




Figure 2.82 Oscillation stop detection timing

2.9 POR and LVD Characteristics

Table 2.42 Power-on reset circuit and voltage detection circuit characteristics (1 of 2)

Parameter	· · · · · ·				Тур	Max	Unit	Test conditions
Voltage detection level	Power-on reset (POR)	set DPSBYCR.DEEPCUT[1:0] = 00b or 01b		2.5	2.6	2.7	V	Figure 2.83
		DPSBYCR.DEEPCUT[1:0] = 11b		1.8	2.25	2.7		
	Voltage detection circuit (LVD0)	V _{det0_1}	2.84	2.94	3.04		Figure 2.84	
			V _{det0_2}	2.77	2.87	2.97		
			V _{det0_3}	2.70	2.80	2.90		
	Voltage detection	circuit (LVD1)	V _{det1_1}	2.89	2.99	3.09	Figure 2.85	
		V _{det1_2}	2.82	2.92	3.02			
			V _{det1_3}	2.75	2.85	2.95	7	
	Voltage detection	circuit (LVD2)	V _{det2_1}	2.89	2.99	3.09	1	Figure 2.86
			V _{det2_2}	2.82	2.92	3.02	1	
			V _{det2_3}	2.75	2.85	2.95		

Table 2.42 Power-on reset circuit and voltage detection circuit characteristics (2 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Internal reset time	Power-on reset time	t _{POR}	-	4.5	-	ms	Figure 2.83
	LVD0 reset time	t _{LVD0}	-	0.51	-		Figure 2.84
	LVD1 reset time	t _{LVD1}	-	0.38	-		Figure 2.85
	LVD2 reset time	t _{LVD2}	-	0.38	-		Figure 2.86
Minimum VCC dow	n time*1	t _{VOFF}	200	-	-	μs	Figure 2.83, Figure 2.84
Response delay		t _{det}	-	-	200	μs	Figure 2.83 to Figure 2.86
LVD operation stabi	LVD operation stabilization time (after LVD is enabled)		-	-	10	μs	Figure 2.85,
Hysteresis width (L\	Hysteresis width (LVD1 and LVD2)			70	-	mV	Figure 2.86

Note 1. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR} , V_{det1} , and V_{det2} for POR and LVD.




Figure 2.83 Power-on reset timing




Figure 2.84 Voltage detection circuit timing (V_{det0})




Figure 2.85 Voltage detection circuit timing (V_{det1})




Figure 2.86 Voltage detection circuit timing (V_{det2})

2.10 **VBATT Characteristics**

Table 2.43Battery backup function characteristicsConditions: VCC = AVCC0 = VCC_USB = 2.7 to 3.6 V, 2.7 ≤ VREFH0/VREFH ≤ AVCC0, VBATT = 1.65 to 3.6 V*1

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Voltage level for switching to battery backup	V _{DETBATT}	2.50	2.60	2.70	V	Figure 2.87
Lower-limit VBATT voltage for power supply switching caused by VCC voltage drop	V _{BATTSW}	2.70	-	-	V	
VCC-off period for starting power supply switching	t _{VOFFBATT}	200	-	-	μs	

The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the Note: voltage level for switching to battery backup (V_{DETBATT}).

Note 1. Low CL crystal cannot be used below VBATT = 1.8 V.




Figure 2.87 **Battery backup function characteristics**

2.11 **CTSU Characteristics**

Table 2.44 CTSU characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
External capacitance connected to TSCAP pin	C _{tscap}	9	10	11	nF	-
TS pin capacitive load	C _{base}	-	-	50	pF	-
Permissible output high current	Σ _{IoH}	-	-	-40	mA	When the mutual capacitance method is applied

2.12 **ACMPHS Characteristics**

Table 2.45 ACMPHS characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Reference voltage range	VREF	0	-	AVCC0	V	-
Input voltage range	VI	0	-	AVCC0	V	-
Output delay*1	Td	-	50	100	ns	VI = VREF ± 100 mV
Internal reference voltage	Vref	1.13	1.18	1.23	V	-

Note 1. This value is the internal propagation delay.

2.13 Flash Memory Characteristics

2.13.1 Code Flash Memory Characteristics

Table 2.46 Code flash memory characteristics Conditions: Program or erase: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

			F	CLK = 4 M	Hz	20 MHz	≤ FCLK ≤	60 MHz		Test
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Unit	conditions
Programming time	128-byte	t _{P128}	-	0.75	13.2	-	0.34	6.0	ms	
N _{PEC} ≤ 100 times	8-KB	t _{P8K}	-	49	176	-	22	80	ms	
	32-KB	t _{P32K}	-	194	704	-	88	320	ms	
Programming time	128-byte	t _{P128}	-	0.91	15.8	-	0.41	7.2	ms	
N _{PEC} > 100 times	8-KB	t _{P8K}	-	60	212	-	27	96	ms	
	32-KB	t _{P32K}	-	234	848	-	106	384	ms	
Erasure time	8-KB	t _{E8K}	-	78	216	-	43	120	ms	
N _{PEC} ≤ 100 times	32-KB	t _{E32K}	-	283	864	-	157	480	ms	
Erasure time	8-KB	t _{E8K}	-	94	260	-	52	144	ms	
N _{PEC} > 100 times	32-KB	t _{E32K}	-	341	1040	-	189	576	ms	
Reprogramming/erasi	ure cycle*4	N _{PEC}	10000*1	-	-	10000*1	-	-	Times	
Suspend delay during	programming	t _{SPD}	-	-	264	-	-	120	μs	
First suspend delay du suspend priority mode	•	t _{SESD1}	-	-	216	-	-	120	μs	
Second suspend dela erasure in suspend pr	, ,	t _{SESD2}	-	-	1.7	-	-	1.7	ms	
Suspend delay during erasure priority mode		t _{SEED}	-	-	1.7	-	-	1.7	ms	
Forced stop command	d	t _{FD}	-	-	32	-	-	20	μs	
Data hold time*2		t _{DRP}	10*2, *3	-	-	10*2, *3	-	-	Years	
			30*2, *3	-	-	30*2, *3	-	-		Ta = +85°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 10,000), Note 4. erasing can be performed n times for each block. For example, when 128-byte programming is performed 64 times for different addresses in 8-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.




Figure 2.88 Suspension and forced stop timing for flash memory programming and erasure

2.13.2 **Data Flash Memory Characteristics**

Table 2.47 Data flash memory characteristics Conditions: Program or erase: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

			FCL	.K = 4 M	Hz	20 MHz 5	FCLK:	≤ 60 MHz	Unit	Test
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max		conditions
Programming time	4-byte	t _{DP4}	-	0.36	3.8	-	0.16	1.7	ms	
	8-byte	t _{DP8}	-	0.38	4.0	-	0.17	1.8		
	16-byte	t _{DP16}	-	0.42	4.5	-	0.19	2.0		
Erasure time	64-byte	t _{DE64}	-	3.1	18	-	1.7	10	ms	
	128-byte	t _{DE128}	-	4.7	27	-	2.6	15		
	256-byte	t _{DE256}	-	8.9	50	-	4.9	28		
Blank check time	4-byte	t _{DBC4}	-	-	84	-	-	30	μs	
Reprogramming/erasure	cycle*1	N _{DPEC}	125000*2	-	-	125000*2	-	-	-	
Suspend delay during	4-byte	t _{DSPD}	-	-	264	-	-	120	μs	
programming	8-byte		-	-	264	-	-	120		
	16-byte		-	-	264	-	-	120		
First suspend delay	64-byte	t _{DSESD1}	-	-	216	-	-	120	μs	
during erasure in suspend priority mode	128-byte		-	-	216	-	-	120		
caopona priemy meac	256-byte		-	-	216	-	-	120		
Second suspend delay	64-byte	t _{DSESD2}	-	-	300	-	-	300	μs	
during erasure in suspend priority mode	128-byte		-	-	390	-	-	390		
ouopona phonty mouo	256-byte		-	-	570	-	-	570		
Suspend delay during	64-byte	t _{DSEED}	-	-	300	-	-	300	μs	
erasing in erasure priority mode	128-byte		-	-	390	-	-	390		
p	256-byte		-	-	570	-	-	570		
Forced stop command	•	t _{FD}	-	-	32	-	-	20	μs	
Data hold time*3		t _{DRP}	10*3,*4	-	-	10*3,*4	-	-	Year	
			30*3,*4	-	-	30*3,*4	-	-		Ta = +85°C

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 125,000), erasing can be performed n times for each block. For example, when 4-byte programming is performed 16 times for different addresses in 64-byte blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.

2.14 **Boundary Scan**

Table 2.48 Boundary scan characteristics (1 of 2)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	t _{TCKcyc}	100	-	-	ns	Figure 2.89
TCK clock high pulse width	t _{TCKH}	45	-	-	ns	
TCK clock low pulse width	t _{TCKL}	45	-	-	ns	
TCK clock rise time	t _{TCKr}	-	-	5	ns	
TCK clock fall time	t _{TCKf}	-	-	5	ns	

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 3. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

This result is obtained from reliability testing. Note 4.

Table 2.48	Boundary	scan	characteristics	(2 o)	f 2))

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TMS setup time	t _{TMSS}	20	-	-	ns	Figure 2.90
TMS hold time	t _{TMSH}	20	-	-	ns	
TDI setup time	t _{TDIS}	20	-	-	ns	
TDI hold time	t _{TDIH}	20	-	-	ns	
TDO data delay	t _{TDOD}	-	-	40	ns	
Boundary scan circuit startup time*1	T _{BSSTUP}	t _{RESWP}	-	-	-	Figure 2.91

Note 1. Boundary scan does not function until the power-on reset becomes negative.




Figure 2.89 Boundary scan TCK timing




Figure 2.90 Boundary scan input/output timing




Figure 2.91 Boundary scan circuit startup timing

2.15 Joint Test Action Group (JTAG)

Table 2.49 JTAG

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	t _{TCKcyc}	40	-	-	ns	Figure 2.89
TCK clock high pulse width	t _{TCKH}	15	-	-	ns	
TCK clock low pulse width	t _{TCKL}	15	-	-	ns	
TCK clock rise time	t _{TCKr}	-	-	5	ns	
TCK clock fall time	t _{TCKf}	-	-	5	ns	
TMS setup time	t _{TMSS}	8	-	-	ns	Figure 2.90
TMS hold time	t _{TMSH}	8	-	-	ns	
TDI setup time	t _{TDIS}	8	-	-	ns	
TDI hold time	t _{TDIH}	8	-	-	ns	
TDO data delay time	t _{TDOD}	-	-	20	ns	




Figure 2.92 JTAG TCK timing




Figure 2.93 JTAG input/output timing

2.16 Serial Wire Debug (SWD)

Table 2.50 SWD

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
SWCLK clock cycle time	t _{SWCKcyc}	40	-	-	ns	Figure 2.94
SWCLK clock high pulse width	tswckh	15	-	-	ns	
SWCLK clock low pulse width	t _{SWCKL}	15	-	-	ns	
SWCLK clock rise time	t _{SWCKr}	-	-	5	ns	
SWCLK clock fall time	t _{SWCKf}	-	-	5	ns	
SWDIO setup time	t _{SWDS}	8	-	-	ns	Figure 2.95
SWDIO hold time	t _{SWDH}	8	-	-	ns	
SWDIO data delay time	t _{SWDD}	2	-	28	ns	




Figure 2.94 SWD SWCLK timing




Figure 2.95 SWD input/output timing

2.17 Embedded Trace Macro Interface (ETM)

Table 2.51 ETM
Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCLK clock cycle time	t _{TCLKcyc}	33.3	-	-	ns	Figure 2.96
TCLK clock high pulse width	t _{TCLKH}	13.6	-	-	ns	
TCLK clock low pulse width	t _{TCLKL}	13.6	-	-	ns	
TCLK clock rise time	t _{TCLKr}	-	-	3	ns	
TCLK clock fall time	t _{TCLKf}	-	-	3	ns	
TDATA[3:0] output setup time	t _{TRDS}	3.5	-	-	ns	Figure 2.97
TDATA[3:0] output hold time	t _{TRDH}	2.5	-	-	ns	




Figure 2.96 ETM TCLK timing




Figure 2.97 ETM output timing

Appendix 1.Package Dimensions

For information on the latest version of the package dimensions or mountings, go to "Packages" on the Renesas Electronics Corporation website.




Figure 1.1 145-pin LGA




Figure 1.2 144-pin LQFP




Figure 1.3 100-pin LQFP

RA6M2 Group Revision History

Revision History	RA6M2 Group Datasheet	
------------------	-----------------------	--

Rev.	Date	Chapter	Summary
1.00	Oct 8, 2019	-	First Edition issued
1.10	May 14, 2021	-	Second Edition issued
1.20	Dec 23, 2022	-	Third Edition issued

Proprietary Notice

All text, graphics, photographs, trademarks, logos, artwork and computer code, collectively known as content, contained in this document is owned, controlled or licensed by or to Renesas, and is protected by trade dress, copyright, patent and trademark laws, and other intellectual property rights and unfair competition laws. Except as expressly provided herein, no part of this document or content may be copied, reproduced, republished, posted, publicly displayed, encoded, translated, transmitted or distributed in any other medium for publication or distribution or for any commercial enterprise, without prior written consent from Renesas.

Arm® and Cortex® are registered trademarks of Arm Limited. CoreSight™ is a trademark of Arm Limited.

CoreMark® is a registered trademark of the Embedded Microprocessor Benchmark Consortium.

Magic Packet™ is a trademark of Advanced Micro Devices, Inc.

SuperFlash® is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Other brands and names mentioned in this document may be the trademarks or registered trademarks of their respective holders.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/