

1 Sequential vs. Pipelined

1.1 Assume you have a RISC-V processor that has the following execution times:

IF	ID	EX	MEM	WB
100 ps	150 ps	300 ps	400 ps	250 ps

(a) In an unpipelined processor, what is the maximum clock rate possible?

(b) In a pipelined processor, what is the maximum clock rate possible?

(c) Suppose we add some hardware that shortens the ALU processing time to 250 ns. Does this change the maximum clock rate in an unpipelined processor? In a pipelined processor?

1.2 Fill in the timing diagram for the following code snippet assuming a pipelined processor (the first row has been filled in for you):

Time	1	2	3	4	5	6	7	8	9
sw									
addi									
add									
lw									

```
sw    s1, 0(s0)
addi  t0, t1, 8
add   s2, s0, s1
lw    t2, 0(t3)
```

How many cycles did the pipelined processor take? How many would an unpipelined processor take?

[illegible]

- 2.2 How many cycles does this loop take to fully execute (from the first lw to the End label)?
- 2.3 Now assume the pipeline has 1 delayed branch slot and standard forwarding hardware. Also, reordering of instructions is allowed to minimize stalls. Write out the reordered sequence of instructions that achieves a minimal number of stalls needed.
- 2.4 How many cycles does this loop take to fully execute (from the lw to the End label)?

The diagram illustrates the internal architecture of a MIPS processor, divided into five stages by vertical dashed lines:

- Instruction Fetch:** The Program Counter (PC) provides the address for Instruction Memory. The fetched instruction is split into fields: Inst[15:1] (Op), Inst[25:27] (Rt), Inst[20:16] (Rs), Inst[15:0] (Op2), and Inst[31:26] (Rd). A constant 4 is added to the PC to determine the next sequential instruction address.
- Decode / Register Read:** The Op field is decoded by the Control Unit. Register indices Rt, Rs, and Rd are used to read data from the Register File. The Op2 field is sign/zero-extended and used by the ALU to calculate the next PC value (PC + 4 or PC + Op2 * 4).
- Memory Read:** The Register File outputs Rt and Rs are added to the Base Register (Rt) to form the effective address (EA). This address is used to read data from Data Memory. Forwarding logic (FwdWA, FwdEA, FwdWD, FwdED) is applied to the Register File outputs and the Data Memory read data.
- Execute:** The ALU performs operations on Register File outputs (Rs, Rt) and Data Memory read data. The ALU result is zero-flagged (Zero) and compared to the Register File output Rt to determine if the result should be written back to the Register File (MemToReg).
- Write Back:** The ALU result is written back to the Register File if the MemToReg signal is active. The Branch signal is also generated in this stage.

- [illegible]