

## 1 Sequential vs. Pipelined

- 1.1 Assume you have a RISC-V processor that has the following execution times:

IF	ID	EX	MEM	WB
100 ps	150 ps	300 ps	400 ps	250 ps

- (a) In an unpipelined processor, what is the maximum clock rate possible?
- (b) In a pipelined processor, what is the maximum clock rate possible?
- (c) Suppose we add some hardware that shortens the ALU processing time to 250 ps. Does this change the maximum clock rate in an unpipelined processor? In a pipelined processor?
- 1.2 Fill in the timing diagram for the following code snippet assuming a pipelined processor (the first row has been filled in for you):

Time	1	2	3	4	5	6	7	8	9
sw	IF	ID	EX	MEM	WB				
addi									
add									
lw									

```
sw    s1, 0(s0)
addi  t0, t1, 8
add   s2, s0, s1
lw    t2, 0(t3)
```


How many cycles did the pipelined processor take? How many would an unpipelined processor take?

[illegible]

- 2.2 How many cycles does this loop take to fully execute (from the first lw to the End label)?
- 2.3 Now assume the pipeline has 1 delayed branch slot and standard forwarding hardware (EX to EX and MEM to EX). Also, reordering of instructions is allowed to minimize stalls. Write out the reordered sequence of instructions that achieves a minimal number of stalls needed.
- 2.4 How many cycles does this loop take to fully execute (from the lw to the End label)?

### 3 Pipelining Hazards

We construct a different five-stage pipelined CPU by swapping the execute and the memory read stages. Note that there is now only indirect addressing for the load word and store word.



- 3.1 Assume that this pipeline resolves control hazards by pipeline stalls. How many cycles is it stalled on a control hazard?
- 3.2 Should the pipeline stall for data hazards from load instructions? Give an example, fill in the corresponding pipeline stages, and explain your idea briefly in one or two sentences.

[illegible]