


1 Single-Cycle Datapath and Control

1.1 5 Stages of a Single Cycle CPU:

- Instruction Fetch (IF) - Fetch from memory (IMEM)
- Instruction Decode (ID) - Decode instruction
- Execute (EX) - Execute operation (arithmetic, shifting, etc) using ALU
- Memory Access (MEM) - Load and store instructions access memory
- Write Back to Register (WB) - Write instruction back to RegFile

1.2 Control Logic

A controller send signals to our circuit, telling which pieces to perform what operations. Not all control signals matter for every instruction: for example, R-type instructions ignores the output from the immediate generator. Control signals are used to pick between mux inputs in order to perform the correct operation. They are embedded within the actual machine code for an instruction.

**Control Inputs**

Signal:	inst[31:0]	BrEq	BrLT
Purpose:	Sends the current instruction to control	$(DataA == DataB) ? 1 : 0$	$(DataA < DataB) ? 1 : 0$

Control Outputs

Signal:	Purpose:
PCSel	Next instruction location
ALUSel	What operation to perform.
RegWEn	Do we allow the register value to be updated by enabling writes?
ImmSel	Format the immediate properly.
MemRW	Read or write to mem.
WBSel	What value to write back.
BrUn	Branch signed or unsigned.
ASel/BSEL	Pick between the inputs for ALU.

2 Game of Signals

- 2.1 Fill out the control signals for the following instructions (put an X if the signal does not matter). For ImmSel, write the corresponding instruction type.

Instr	BrEq	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	X	0	X	X	0	0	Add	0	1	1
lw										
bge										
sw										
auipc										
jal										

Instr	BrEq	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	X	0	X	X	0	0	Add	0	1	1
lw	X	0	I	X	0	1	Add	0	1	0
bge	0/1	0/1	SB	0	1	1	Add	0	0	X
sw	X	0	S	X	0	1	Add	1	0	X
auipc	X	0	U	X	1	1	Add	0	1	1
jal	X	1	UJ	X	1	1	Add	0	1	2

2.2 We want to expand our instruction set from the base RISC-V ISA (RV32I) to support some new instructions. You can find the canonical single-cycle datapath above. For the proposed instruction below, choose ONE of the options below.

1. Can be implemented without changing datapath wiring, only changes in control signals are needed. (i.e. change existing control signals to recognize the new instruction)
2. Can be implemented, but needs changes in datapath wiring, only additional wiring, logical gates and muxes are needed.
3. Can be implemented, but needs change in datapath wiring, and additional arithmetic units are needed (e.g. comparators, adders, shifters etc.).
4. Cannot be implemented.

(Note that the options from 1 to 3 gradually add complexity; thus, selecting 2 implies that 1 is not sufficient. You should select the option that changes the datapath the least (e.g. do not select 3 if 2 is sufficient). You can assume that necessary changes in the control signals will be made if the datapath wiring is changed.)

- (a) Allowing software to deal with 2's complement is very prone to error. Instead, we want to implement the negate instruction, `neg rd rs1`, which puts $-R[rs1]$ in $R[rd]$.

A. This is a tricky question! Notice `neg` doesn't use all available bits, so we could make `neg rd, rs1` into a special R-type instruction `neg rd, x0, rs1` such that the instruction does $R[rd] = x0 - R[rs1]$. Notice that subtraction is supported by our default datapath. So, we only need to add the new control signal `neg` which will produce the same `ALUsel`, `Asel`, `Bsel`, ... signals a `sub` does.

- (b) Sometimes, it is necessary to allow a program to self-destruct. Implement `segfault rs2, offset(rs1)`. This instruction compares the value in $R[rs2]$ and the value in $MEM[R[rs1]+offset]$. If the two values are equal, write 0 into the PC; otherwise treat this instruction as a NOP.

C. Need to 1) Add a comparator after memory unit and wire the output to `PCsel`. 2) Add a zero wired to mux before PC. 3) Change corresponding `PCsel` signal width.

3 Single Cycle CPU Timing Practice

The delays of a circuit elements are given as follows:

Clk-to-Q	RegFile Read	Mux	ALU	MEM Read
5ns	20ns	5ns	100ns	150ns

MEM Write	Branch Comp	Imm Gen	RegFile Setup
200ns	50ns	25ns	4ns

- 3.1 Assume the RegFile setup and PC setup times are equivalent. Ignoring the length of a clock cycle, how long does it take to execute the instruction:

(a) `lui t0, 0x1234`

$$t_{\text{clk-to-q(PC)}} + t_{\text{MEMRead}} + t_{\text{ImmGen}} + t_{\text{Mux}} + t_{\text{ALU}} + t_{\text{Mux}} + t_{\text{RegFileSetup}} = \\ 5 + 150 + 25 + 5 + 100 + 5 + 4 = 294\text{ns}$$

(b) `jal ra, 0b1100`

$$t_{\text{clk-to-q(PC)}} + t_{\text{MEMRead}} + t_{\text{ImmGen}} + \\ t_{\text{Mux}} + t_{\text{ALU}} + \max((t_{\text{Mux(WBSel)}} + t_{\text{RegFileSetup}}), (t_{\text{Mux(PCSel)}} + t_{\text{PCSetup}})) = \\ 5 + 150 + 25 + 5 + 100 + 5 + 4 = 294\text{ns}$$

(c) `beq x0, x5, 0b1100`

$$t_{\text{clk-to-q(PC)}} + t_{\text{MEMRead}} + \max(t_{\text{RegFileRead}}, t_{\text{ImmGen}}) + \\ \max(t_{\text{BranchComp}}, t_{\text{Mux}} + t_{\text{ALU}}) + t_{\text{Mux(PCSel)}} + t_{\text{PCSetup}} = \\ 5 + 150 + 25 + 5 + 100 + 5 + 4 = 294\text{ns}$$

- 3.2 What is the length of the critical path in the CPU? Which instruction exercises the critical path? Highlight its path on the diagram above starting from the PC.

$$\begin{aligned} \text{sw} &= \text{clk-to-q} + \text{memread} + \max(\text{regfileread}, \text{immgen}) + \text{mux} + \text{alu} + \text{memwrite} \\ &= 5 + 150 + 25 + 5 + 100 + 200 = 485\text{ns} \end{aligned}$$

Path goes from PC \rightarrow IMEM \rightarrow RegFile + ImmGen \rightarrow Amux + Bmux \rightarrow DMem

Even though the load word path uses the most pieces of the processor, since memory write is so much longer than memory read, the `sw` instruction actually takes the longest time (445 for `lw` vs 485 for `sw`). It first reads from the instruction memory (`clk-to-q` + `memread`) and then uses both the `regfileread` and `immgen` at the same time, hence why we take the max there. Then both paths use a mux at the same time which is why only 1 is there and then the ALU combines the `reg` value with the `imm`. Then the value to store is then written to memory. For `lw`, the only difference is it reads at the end, muxes, and then writes to the `reg` block, taking $150 + 5 + 5 = 160\text{ns}$ instead of 200ns .

- 3.3 What is the fastest possible clock for this datapath without any violations?

The fastest possible clock is $1/\text{critical path} = 1/485\text{ns} = 2\text{MHz}$.

4 movz and movnz

Consider adding the following instruction to RISC-V (disregard any existing/similar definition on the green sheet):

Instruction	Operation
movz rd, rs1, rs2	if (R[rs1] == 0) R[rd]<-R[rs2]
movnz rd, rs1, rs2	if (R[rs1] != 0) R[rd]<-R[rs2]

- 4.1 Translate the following C code using movz and movnz. Do not use branches.

C Code



```
// a -> s0, b-> s1, c-> s2
int a = b < c ? b : c;
```

RISC-V Code

```
slt t0, s1, s2
```

```
movnz s0, t0, s1
movz s0, t0, s2
```

- 4.2 Implement If movz (but not movnz) in the datapath. Choose the correct implementation for (a), (b), and (c). Note that you do not need to use all the signals provided to each box, and the control signal MOVZ is 1 if and only if the instruction is **movz**. In the following diagrams, RF[rs] refers to R[rs1] and RF[rt] refers to R[rs2]. ALUZero = 1 if the A input of the ALU is zero.



- a) **3** We are considering the second input to the ALU. As outlined in our instruction we need to do a comparison between $R[rs]$ and 0. However, we don't want to lose our old implementation so we still need to be able to have $R[rt]$ as an input for regular instructions (while still keeping the immediate as a potential second value that can be passed to the ALU). By these two constraints, we know we must choose 3 so that we have $R[rt]$ as usual when we don't have MOVZ, but 0 if it is MOVZ
- b) **2** We are considering what is happening with the WBSel control signal and what data is being written. In much the same way as part a, we want to conserve our original functionality, but we want to be able to write $R[s2]$ to $R[rd]$. We introduce a Mux to input $R[s2]$ if it is MOVZ. Otherwise, the signal that was chosen for wb will be written back.
- c) **1** We are considering how to enable our write for this function while maintaining our functionality. This one is trickier because it uses AND/OR gates rather than MUXs. In the general case we write if $RegWr$ is 1, and in the MOVZ case we write only if our calculation gave zero. To solve this try to write/say it out using ands/ors. "We write if our function control is $RegWr = 1$ OR if our function is movz AND aluzero is 1 (e.g aluzero is true)" Now it should be clear why we choose 1.

- 4.3 Generate the control signals for movz. The values should be 0, 1, or X (don't care) terms. You must use don't care terms where possible.

MOVZ	PCSel	ImmSel	RegWEn	BrUn	BSel	ASel	ALUSel	MemRW	WBSel
1									

MOVZ	PCSel	ImmSel	RegWEn	BrUn	BSel	ASel	ALUSel	MemRW	WBSel
1	0	X	0	X	0	0	OR, ADD, or SUB	0	X

Note: Our answers to 4.2b and 4.2c nullify our need for 4.2a and ALUSel in this question. However, we leave the original exam solutions here for consistency.