Mentoring 2: September 23, 2019

1 Load and Store

- 1.1 For each line of RISC-V code, answer what will be the value saved into the registers involved or the effect on memory. Assume that x8 contains a valid address in memory, such that Mem[R[x8]] = 0x00000180.
 - (a) lw x9, 0(x8) What value does x9 now store?

0x00000180

(b) lb x10, 1(x8) What value does x10 store?

0x00000001

(c) lb x11, 0(x8) What value does x11 store?

0xFFFFFF80

(d) sb x11, 3(x8) What's the effect on Mem[R[x8]]?

Mem[R[x8]] = 0x80000180

(e) lbu x12, 0(x8) What value does x12 store?

0x00000080

2 More RISC-V

2.1 You wish to speed up one of your programs by implementing it directly in assembly. Your partner started translating the function is_substr() from C to RISC-V, but didn't finish. Please complete the translation by filling in the lines below with RISC-V assembly. The prologue and epilogue have been written correctly but are not shown.

Note: strlen(), both as a C function and RISC-V procedure, takes in one string as an argument and returns the length of the string (not including the null terminator).

```
/* Returns 1 if s2 is a substring of s1, and 0 otherwise. */
int is_substr(char* s1, char* s2) {
    int len1 = strlen(s1);
    int len2 = strlen(s2);
    int offset = len1 - len2;
    while (offset >= 0) {
        int i = 0;
        while (s1[i + offset] == s2[i]) {
            i += 1;
            if (s2[i] == '\0')
                return 1;
        }
        offset -= 1;
    }
    return 0;
}
```

2.2 Fill in the following RISC-V code based on the given C code:

1. is _substr: 2. mv s1, a0 3. mv s2, a1 4. jal ra, strlen 5. mv s3, a0 6. mv a0, s2 7. jal ra, strlen 8. sub s3, s3, a0 9. Outer_Loop: 10. ____, False 11. add t0, x0, x0 12. Inner_Loop: 13. add t1, t0, s3 14. add t1, s1, t1 15. lbu t1, 0(t1) 16. _____ 17. _____ 18. ____, t1, ____, Update_Offset 19. addi t0, t0, 1 20. add t2, t0, s2 21. _____ 22. beq t2, ____, ____, 23. jal x0 Inner_Loop 24. Update_Offset: addi s3, s3, -1 25. _____ 26. False: xor a0, a0, _____ 27. jal x0, End 28. True: addi a0, x0, 1 29. End: _____. 10. blt s3, x0, False 16. add t2 s2 t0 17. lbu t2 0(t2) 18. bne t1, t2, Update Offset 21. lbu t2 0(t2) 22. beq t2, x0, True 25. jal x0 Outer_Loop 26. xor a0, a0, a0

3 Linked List Reversals in RISC-V

3.1 Assume we have the following linked list node struct:

```
struct node{
    int val;
    struct node * next;
};
Also, recall the function to reverse a linked list iteratively, given a pointer
to the head of the linked list.
void reverse(struct node * head){
    struct node * prev = NULL;
    struct node * next;
    struct node * curr = head;
    while(curr != NULL){
        next = curr->next;
        curr->next = prev;
        prev = curr;
        curr = next;
    }
}
```

```
reverse: _____
1.
2.
   _____
3.
5. add s0 a0 x0
6. xor s2 s2 s2 #s2 corresponds to the pointer 'prev'
7. loop: ___ s0 x0 exit
  _____
9. _____
10. add s2 s0 x0
11. add s0 s1 x0
12. j loop
13. exit: _____
14. _____
15. _____
16. addi sp sp 12
17. j ra
1. reverse: addi sp sp -12
2. sw s0 0(sp)
3. sw s1 4(sp)
4. sw s2 8(sp)
7. beg s0 x0 exit
  lw s1 4(s0)
9. sw s2 4(s0)
13. exit:lw s0 0(sp)
14. lw s1 4(sp)
15. lw s2 8(sp)
```

Lines 1-4 and 13-15 is just following calling conventions for RISC-V, since s0-s11 by convention, must be preserved when someone calls 'reverse'. We notice that s0, s1, and s2 are all being modified.