
Mentoring 5: March 9, 2019

1 SDS Basketball


1.1 Avi is coaching a robot basketball team. In order to control the team, he sends input instructions to a lead robot, which communicates the message to its team members with a delay. However, he is experiencing technical difficulties with a few of his players. They appear to be freezing up at times, resulting in bad passes, double dribbles, and all around mayhem on the court. Avi suspects it is due to synchronization problems with his robots, leading to undefined behavior.

He models each robot as a register and gives you the following schematic with a sample instruction.



The clock period is 16ps. Each register has a clk-to-Q delay of 4ps, a hold time of 4ps, and a setup time of 8ps. The NOT gate has a 1ps delay, and the AND gate has a 2ps delay. Help Avi find out where the output of each register is undefined! Note that the waveforms represent the values at the OUTPUT of each register.

2 FSMs/Datapath




PLAYER1

PLAYER2

PLAYER3

1.2 Even after fixing the undefined behavior of the robots, Avi's team is still losing most of its games! Avi's assistant coach Daniel, in a moment of desperation, suggests an offensive strategy where Player 3 is always on the attack. This is represented by a continuous high output of the register representing Player 3. Draw the input instruction that would make Player 3's output high for all time after 44ps, or state why this is not possible.



IN

PLAYER1


PLAYER2


PLAYER3

2 Finite State Machines

Suppose we want to design a FSM that takes a single bit (1/0) as input, and outputs a single bit (1/0). We want the FSM to output true (1) only if it has seen three consecutive 1's as its input. Let's design it!

2.1 Given the following input streams, fill in what the FSM should output at each time step:






(c)	In	0	1	1	1
	Out				

- 2.2 Let's consider the design of the FSM with more formality.
 - (a) If a 0 is input into the FSM, what should the FSM output?
 - (b) If a 1 is input into the FSM, what does the FSM need to remember to make the correct decision?
 - (c) How many unique states does the FSM need?


2.3 Fill in the FSM.








2.4 Consider the following FSM. What does it do?




3 Single-Cycle Datapath and Control

3.1 5 Stages of a Single Cycle CPU:

- Instruction Fetch (IF) Fetch from memory (IMEM)
- Instruction Decode (ID) Decode instruction
- Execute (EX) Execute operation (arithmetic, shifting, etc) using ALU
- Memory Access (MEM) Load and store instructions access memory
- \bullet Write Back to Register (WB) Write instruction back to RegFile <code>Datapaths:</code> A <code>Visual Approach</code>






Control Logic

3.2

A controller send signals to our circuit, telling which pieces to perform what operations. Not all control signals matter for every instruction: for example, R-type instructions ignores the output from the immediate generator. Control signals are used to pick between mux inputs in order to perform the correct operation. They are embedded within the actual machine code for an instruction.



Control Inputs

Signal:	inst[31:0]	BrEq	BrLT		
Purpose:	Sends the current instruction to control	(DataA == DataB) ? 1 : 0	(DataA; DataB)?1:0		

Control Outputs

Signal:	Purpose:			
PCSel	Next instruction location			
ALUSel	What operation to perform.			
RegWEn	Do we change a register's value?			
ImmSel	Format the immediate properly.			
MemRW	Read or write to mem.			
WBSel	What value to write back.			
BrUn	Branch signed or unsigned.			
ASel/BSel	Pick between the inputs for ALU.			

4 Game of Signals

4.1 Fill out the control signals for the following instructions (put an X if the signal does not matter). For ImmSel, write the corresponding instruction type.

Instr	BrEq	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	X	0	X	X	0	0	Add	0	1	1
lw										
bge										
sw										
auipc										
jal										

- 4.2 We want to expand our instruction set from the base RISC-V ISA (RV32I) to support some new instructions. You can find the canonical single-cycle datapath above. For the proposed instruction below, choose ONE of the options below.
 - 1. Can be implemented without changing datapath wiring, only changes in control signals are needed. (i.e. change existing control signals to recognize the new instruction)
 - 2. Can be implemented, but needs changes in datapath wiring, only additional wiring, logical gates and muxes are needed.
 - 3. Can be implemented, but needs change in datapath wiring, and additional arithmetic units are needed (e.g. comparators, adders, shifters etc.). item Cannot be implemented.

(Note that the options from 1 to 3 gradually add complexity; thus, selecting 2 implies that 1 is not sufficient. You should select the option that changes the datapath the least (e.g. do not select 3 if 2 is sufficient). You can assume that necessary changes in the control signals will be made if the datapath wiring is changed.)

- (a) Allowing software to deal with 2's complement is very prone to error. Instead, we want to implement the negate instruction, neg rd rs1, which puts -R[rs1] in R[rd].
- (b) Sometimes, it is necessary to allow a program to self-destruct. Implement segfault rs1, offset(rs2). This instruction compares the value in R[rs1] and the value in MEM[R[rs2]+offset]. If the two values are equal, write 0 into the PC; otherwise treat this instruction as a NOP.