### Paging (ch. 18)

Operating Systems

Based on: Three Easy Pieces by Arpaci-Dusseaux

Moshe Sulamy


Tel-Aviv Academic College


#### Improving on segmentation

- Transparent to user mode code.
- No need for compactification. Ever.
- Basic idea: Small fixed size parts of process spread 'randomly' in physical memory.

- Divide process address space into fixed-size pieces
- Each fixed-size unit is a (virtual) page
- Divide physical memory into page frames (physical page)

- For example:
  - 64-bytes address space, 16-byte pages, 128-bytes RAM







#### Page table

- Records where each virtual page is placed in physical memory
- Per-process structure
- Address translation for virtual pages


- To translate a virtual address:
  - Split into virtual page number (VPN) and offset
  - For 64-bytes, virtual address size is 6 bits:




- To translate a virtual address:
  - Split into virtual page number (VPN) and offset
  - For 64-bytes, virtual address size is 6 bits:




• Address space is 4 pages, thus:




- Let's translate an address!
  - Virtual address 21:



- Let's translate an address!
  - Virtual address 21:



ullet 5th byte of page 1 o physical frame number (PFN) 7:



Page Size	Low Bits	
16 bytes		

Page Size	Low Bits	
16 bytes	4	
1KB		

Page Size	Low Bits	
16 bytes	4	
1KB	10	
1MB		

Page Size	Low Bits	
16 bytes	4	
1KB	10	
1MB	20	
512 bytes		

Page Size	Low Bits	
16 bytes	4	
1KB	10	
1MB	20	
512 bytes	9	
4KB		

Page Size	Low Bits	
16 bytes	4	
1KB	10	
1MB	20	
512 bytes	9	
4KB	12	

Page Size	Low Bits	V.Addr Bits	High Bits	
16 bytes	4	10		
1KB	10	20		
1MB	20	32		
512 bytes	9	16		
4KB	12	32		

Page Size	Low Bits	V.Addr Bits	High Bits	
16 bytes	4	10	6	
1KB	10	20		
1MB	20	32		
512 bytes	9	16		
4KB	12	32		

Page Size	Low Bits	V.Addr Bits	High Bits	
16 bytes	4	10	6	
1KB	10	20	10	
1MB	20	32		
512 bytes	9	16		
4KB	12	32		

Page Size	Low Bits	V.Addr Bits	High Bits	
16 bytes	4	10	6	
1KB	10	20	10	
1MB	20	32	12	
512 bytes	9	16		
4KB	12	32		

Page Size	Low Bits	V.Addr Bits	High Bits	
16 bytes	4	10	6	
1KB	10	20	10	
1MB	20	32	12	
512 bytes	9	16	5	
4KB	12	32		

Page Size	Low Bits	V.Addr Bits	High Bits	
16 bytes	4	10	6	
1KB	10	20	10	
1MB	20	32	12	
512 bytes	9	16	5	
4KB	12	32	20	

Page Size	Low Bits	V.Addr Bits	High Bits	# V.Pages
16 bytes	4	10	6	
1KB	10	20	10	
1MB	20	32	12	
512 bytes	9	16	5	
4KB	12	32	20	

Page Size	Low Bits	V.Addr Bits	High Bits	# V.Pages
16 bytes	4	10	6	64
1KB	10	20	10	
1MB	20	32	12	
512 bytes	9	16	5	
4KB	12	32	20	

Page Size	Low Bits	V.Addr Bits	High Bits	# V.Pages
16 bytes	4	10	6	64
1KB	10	20	10	1K
1MB	20	32	12	
512 bytes	9	16	5	
4KB	12	32	20	


Page Size	Low Bits	V.Addr Bits	High Bits	# V.Pages
16 bytes	4	10	6	64
1KB	10	20	10	1K
1MB	20	32	12	4K
512 bytes	9	16	5	
4KB	12	32	20	

Page Size	Low Bits	V.Addr Bits	High Bits	# V.Pages
16 bytes	4	10	6	64
1KB	10	20	10	1K
1MB	20	32	12	4K
512 bytes	9	16	5	32
4KB	12	32	20	

Page Size	Low Bits	V.Addr Bits	High Bits	# V.Pages
16 bytes	4	10	6	64
1KB	10	20	10	1K
1MB	20	32	12	4K
512 bytes	9	16	5	32
4KB	12	32	20	1M

#### Where Are Page Tables Stored?

- Typical 32-bit address space with 4KB pages:
  - 20-bit VPN and 12-bit offset
  - 4 bytes per page table entry (PTE)
  - 4GB programs yields 4MB of memory for each page table
  - Promil overhead. However: Huge continuity demand!
  - Danger of compactification creeping back in.
  - 100 processes: 400MB just for address translations!



### What's Actually In The Page Table?

- Simplest form: **linear page table** 
  - Array, indexed by VPN, looks up PTE to find PFN
  - Register of array length!
  - Valid bit: whether the translation is valid
    - Unused space is invalid, access will trap into OS
    - Sparse address space: no physical frame for invalid
  - Protection bits: read, write, execute
  - Present bit: in physical memory or disk (discussed later)
  - Dirty bit: whether page has been modified
  - Reference bit: indicating page has been accessed



#### Issues

- HUGE CONTINUITY DEMAND.
- Too slow
  - To get PTE, starting location of page table is needed
  - Page table too big to store in MMU
  - Extra memory reference for every memory reference
- Internal fragmentation
  - Page size may not match needed size

#### Issues

- HUGE CONTINUITY DEMAND.
- Too slow
  - To get PTE, starting location of page table is needed
  - Page table too big to store in MMU
  - Extra memory reference for every memory reference
- Internal fragmentation
  - Page size may not match needed size

Solving the continuity demand

Lower continuity demands (ch. 20)

### Bigger Pages

- Same address space, 16KB pages
  - 18-bit VPN and 14-bit offset
  - $\frac{2^{32}}{2^{14}} \cdot 4$ bytes = **1MB** per page table
- Major problem:


### Bigger Pages


- Same address space, 16KB pages
  - 18-bit VPN and 14-bit offset
  - $\frac{2^{32}}{2^{14}}$  · 4bytes = **1MB** per page table
- Major problem: internal fragmentation

#### Multi-Level Page Tables

- Turn the page table into a tree
  - Split page table into page-sized units
  - Entire page of entries invalid? Don't allocate it
  - Track in a page directory

#### Multi-Level Page Tables






### Multi-Level Page Tables

#### Page directory

- One page directory entry (PDE) per page of page table
- Valid bit and PFN



Page Directory Index Page Table Index


# Multi-Level Page Tables


- Pros:
  - Allocate space in proportion to use
  - Each portion fits within a page
    - Easier to manage memory
- Cons:
  - Add a level of indirection (time-space trade-off)
  - Increased complexity

- In some cases, a deeper tree is possible (and needed)
- Let's assume (for example):
  - 30-bit virtual address space, 512 bytes page


- In some cases, a deeper tree is possible (and needed)
- Let's assume (for example):
  - 30-bit virtual address space, 512 bytes page
  - 21-bit VPN and 9-bit offset
  - How many entries in a page?

- In some cases, a deeper tree is possible (and needed)
- Let's assume (for example):
  - 30-bit virtual address space, 512 bytes page
  - 21-bit VPN and 9-bit offset
  - How many entries in a page?
    - 512 bytes, PTE of 4 bytes: 128 PTEs on a single page






- 14 bits left for page directory
  - 2<sup>14</sup> entries, spans 128 pages



- 14 bits left for page directory
  - 2<sup>14</sup> entries, spans 128 pages
  - Can add a directory to the directory!



TLB - Faster translation (ch. 19)

Solving the speed problem (ch. 19)

# Translation Lookaside Buffer (TLB)

- Mitigating the extra memory accesses needed for translation.
- A special purpose cache in the MMU.
- They key is the virtual address.
- The value is the pte.
- Like all caches:
  - Associative or set associative
  - Replacement policy when full.
- Always remember it is just a chache. No functionality change.

- Translation-lookaside buffer
  - Part of the MMU
  - Hardware cache of popular translations
- On each memory reference:
  - TLB hit: translation performed quickly
    - Extract PFN for VPN in hardware
  - TLB miss: consult page table
    - Update the TLB
    - Retry the instruction

• Example: accessing a 10 elements array in a loop

			Off	set		
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06			a[0]	a[1	]   a[	2]
VPN = 07	a[	3] ¦	a[4]	a[5	5]   a[	6]
VPN = 08	a[	7]	a[8]	a[9	9]	
VPN = 09						
VPN = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15					·	

• Example: accessing a 10 elements array in a loop

	Offset					
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06			a[0]	a[1	]   a[	2]
VPN = 07	a[	3]	a[4]	a[5	i]   a[	6]
VPN = 08	a[	7]	a[8]	a[9		
VPN = 09						
<b>VPN</b> = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15						

- miss, hit, hit, miss, hit, hit, hit, miss, hit, hit
- 3 misses and 7 hits

• Example: accessing a 10 elements array in a loop

	Offset						
0	0	04		8	12	16	
VPN = 00							
VPN = 01							
VPN = 02							
VPN = 03							
VPN = 04							
VPN = 05							
VPN = 06			a[0]	a[1	]   a[	2]	
VPN = 07	a[:	3]	a[4]	a[5	i]   a[	6]	
VPN = 08	a[	7]	a[8]	a[9	)] [		
VPN = 09							
<b>VPN</b> = 10							
VPN = 11							
VPN = 12							
VPN = 13					,		
VPN = 14							
VPN = 15							

- miss, hit, hit, miss, hit, hit, hit, miss, hit, hit
- 3 misses and 7 hits

TLB **hit rate** is 70%

• Example: accessing a 10 elements array in a loop

	Offset					
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06			a[0]	a[1	]   a	[2]
VPN = 07	a[:	3]	a[4]	a[5	]   a	[6]
VPN = 08	a[	7]	a[8]	a[9	1	
VPN = 09						
VPN = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15						

- miss, hit, hit, miss, hit, hit, hit, miss, hit, hit
- 3 misses and 7 hits

#### TLB **hit rate** is 70%

 TLB improves performance due to spatial locality

### Locality

#### Spatial Locality

• If a program accesses memory at address x, it will likely soon access memory near x

### Locality

#### Spatial Locality

 If a program accesses memory at address x, it will likely soon access memory near x

#### Temporal Locality

- Recently accessed instruction or data will likely be re-accessed soon
- Access array after loop: even better performance

#### TLB Miss

- Who handles a TLB miss?
  - Hardware or software (OS)?

#### TLB Miss

- Who handles a TLB miss?
  - Hardware or software (OS)?
- Usually hardware (x86, riscv). Can be software (some mipses)

#### TLB Miss

- Who handles a TLB miss?
  - Hardware or software (OS)?
- Usually hardware (x86, riscv). Can be software (some mipses)
- If software-managed TLB
  - TLB miss raises an exception
  - Trap handler will lookup translation in the page table and update TLB

#### TLB Contents

- Typical TLB: Nowadays can be several throusands entries
- Full associative, set associative, or direct are possible.

• Usually a copy of the PTE.

• On context switch, TLB contents usually are flushed

Process 1

Process 2


Page 0 Page 1 Page 2

Page	0
Page	1

Page	0
Page	1
Page	2


VPN	PFN	Valid	prot
2	100	1	rwx

• On context switch, TLB contents usually are flushed



VPN	PFN	Valid	prot
2	100	1	rwx
		ı	'


On context switch, TLB contents usually are flushed



Page		
Page	0	
Page	_	
Page	2	

VPN	PFN	Valid	prot
2	100	1	rwx

• On context switch, TLB contents usually are flushed



Page 2

VPN	PFN	Valid	prot
2	100	1	rwx

• On context switch, TLB contents usually are flushed

Process 1

Process 2

Page 0
Page 1
Page 2

Page 0 Page 1

Page 2

VPN	PFN	Valid	prot	ASID
2	100	1	rwx	1

# Mitigating TLB flush

Unless there are ASIDs.

VPN	PFN	Valid	prot	ASID
10	101	1	r-x	1
_	_	_	_	_
50	101	1	r-x	2
_	_	_	_	-

### Replacement Policy

(This is the same as every other cache!)

- When inserting a new TLB entry:
  - Have to replace an old one
  - Which TLB entry should be replaced?

# Replacement Policy

(This is the same as every other cache!)

- When inserting a new TLB entry:
  - Have to replace an old one
  - Which TLB entry should be replaced?
- Common approaches:
  - Least-recently-used (LRU)
  - Random policy
    - When is it better?


# Replacement Policy

(This is the same as every other cache!)

- When inserting a new TLB entry:
  - Have to replace an old one
  - Which TLB entry should be replaced?
- Common approaches:
  - Least-recently-used (LRU)
  - Random policy
    - When is it better?
    - Consider TLB of size n, loop over n+1 pages
    - LRU misses on every access


# **Abomination**

#### Another attempt:



PFN	valid	prot	present	dirty
10	1	r-x	1	0
_	0	_	-	_
_	0	_	_	_
_	0	_	-	_
15	1	rw-	1	1
_	0	_	_	_
_	0	_	-	_
3	1	rw-	1	1
23	1	rw-	1	1


#### Another attempt:



PFN	valid	prot	present	dirty
10	1	r-x	1	0
-	0	_	-	-
-	0	_	_	_
_	0	_	_	_
15	1	rw-	1	1
_	0	_	_	_
_	0	_	-	_
3	1	rw-	1	1
23	1	rw-	1	1

Most of the page table is unused

- Page table for each segment
- Base and bound to physical page table
  - The bounds register indicates end of page table
  - i.e., how many valid pages it has



- Not without problems
  - Inherits segmentation issues
    - Large, sparsely-used heap can end up with page table waste
  - External fragmentation
    - Page tables of arbitrary size
    - Hard to find space for arbitrary size page tables

### Inverted Page Tables

Interesting idea. Unreasonable limitation.

- Keep a single page table
  - Entry for each physical page
  - Keeps which process is using the page, virtual page it maps to
  - Use hash table to speed up lookups

# **Swapping**

- Relax assumption that physical memory suffices
- Page tables may be too big to fit into memory
- Use kernel virtual memory
  - Virtual memory allows us to swap pages to disk
  - Our next topic

# Summary

- Fixed size pages, mapped to physical page frames
- Translation with TLB
  - TLB hit: fast
  - TLB miss: slow, update TLB and retry instruction
- Multi-level page tables
  - Divide page table into pages
  - The page directory