

Carmi Merimovich

Tel-Aviv Academic College

November 30, 2017

What is a uniprocessing risk with kalloc?


```
char *kalloc(void) {
  struct run *r;


r = kmem.freelist;
  if (r)
  kmem.freelist = r->next;


return (char*)r;
}
```


What might happen if kalloc is called within an hardware interrupt routine?


3187






























freelist ???



Race condition

- When several execution contexts change common resource the behavior might be unpredictable.
- Simple solution:
 - Serialize changes to the common resource.
 - This decreases the amount of parallelisem.
 - Hence, performance is decreased.
- Complicated solution:
 - Discover parallel algorithm ...

Race Condition Uniprocessor

Race condition demonstration

Figure: main code

Figure: interrupt service code

The compiled code is something like the following:

x value

- Assume the main code executes once.
- Assume the interrupt level code executes once.
- What will be the value of **x** at the end of execution?

x 0 eax ?

addl y,%eax subl y,%eax movl %eax,x movl %eax,x

x 0 eax ?

movl x,%eax

movl x,%eax addl y,%eax subl y,%eax movl %eax,x movl %eax,x



movl x,%eax addl y,%eax movl %eax,x




movl x,%eax movl x,%eax subl y,%eax movl %eax,x movl %eax,x




movl x,%eax addl y,%eax subl y,%eax movl %eax,x movl %eax,x



movl x,%eax addl y,%eax subl y,%eax movl %eax,x ...



movl x,%eax addl y,%eax movl %eax,x



movl x,%eax addl y,%eax subl y,%eax movl %eax,x movl %eax,x



movl x,%eax addl y,%eax movl %eax,x

movl x,%eax

subl y,%eax movl %eax,x



eax


movl x,%eax addl y,%eax movl %eax,x

movl x,%eax subl y,%eax movl %eax,x

x=0



movl x,%eax addl y,%eax movl %eax,x : : mov



movl x,%eax movl x,%eax addl y,%eax movl %eax,x movl %eax,x

x 0 eax ?


movl x,%eax

addl y,%eax movl %eax,x : movl x,%eax subl y,%eax

movl %eax,x



movl x,%eax addl y,%eax movl %eax,x



movl x,%eax addl y,%eax movl %eax,x



movl x,%eax addl y,%eax movl %eax,x



movl x,%eax movl x,%eax addl y,%eax movl %eax,x movl %eax,x



movl x,%eax addl y,%eax movl %eax,x : movl x,%eax subl y,%eax movl %eax,x

:



movl x,%eax movl x,%eax subl y,%eax movl %eax,x movl %eax,x



movl x,%eax movl x,%eax addl y,%eax movl %eax,x movl %eax,x



movl x,%eax movl x,%eax addl y,%eax subl y,%eax movl %eax,x

x=0






movl x,%eax movl x,%eax addl y,%eax subl y,%eax movl %eax,x



movl x,%eax addl y,%eax movl %eax,x

. movl x,%eax subl y,%eax movl %eax,x

:




movl x,%eax r

addl y,%eax movl %eax,x

:

movl x,%eax subl y,%eax movl %eax,x

:



movl x,%eax addl y,%eax movl %eax,x movl x,%eax subl y,%eax movl %eax,x



movl x,%eax addl y,%eax wovl %eax,x movl %eax,x ...



movl x,%eax movl x,%eax addl y,%eax subl y,%eax movl %eax,x



movl x,%eax movl x,%eax addl y,%eax movl %eax,x movl %eax,x



movl x,%eax movl x,%eax subl y,%eax movl %eax,x movl %eax,x



movl x,%eax movl x,%eax addl y,%eax subl y,%eax movl %eax,x movl %eax,x



x=5

Hence:

- The above code is NONDETERMINSTIC.
- A simple solution is to (properly) SERIALIZE.

Solution: Masking external interrupts



Figure: eflags

- If eflags.IF==0 then external interrupts are ignored.
- if eflags.IF==1 then external interrupts are servuced.

eflags.IF can be controlled with the following privileged instrutions:

- cli: eflags.IF $\leftarrow 0$.
- sti: eflags.IF $\leftarrow 1$.

Reading whole of eflags into (say) %eax can be done using:

```
pushfl
popl %eax
```

xv6 routines for controlling eflags. IF

```
static inline void cli(void) {
    asm volatile ("cli");
static inline void sti(void) {
    asm volatile ("sti");
   static inline uint readeflags(void) {
544
    uint eflags;
    asm volatile ("pushfl; \_popl_{\sim}\%0" : "=r" (eflags));
    return eflags;
```

Serialization

```
extern x=0,y=5;

cli();
x += y;
sti();
```

Figure: main code

Figure: interrupt service code

• If the interrupt service is not interruptible, the solution is OK.

Serialize at interrupt level

```
extern x=0,y=5;

cli();
x += y;
sti();
```

```
cli();
x -= y;
sti();
```

Figure: main code

Figure: interrupt service code

- If the interrupt service is not interruptible, this solution is not OK.
- Using naked **sti** and **cli** is error prone.

Using cli and sti directly

```
Problem:
  func b() {
   cli();
   sti();
  func a() {
   cli();
   b();
  : // We are in trouble here
```

sti();

Solution

We will not call cli() and sti() directly. Instead:

- We add a global uint ncli.
- On each cli() needed we call pushcli() which will:
 - cli().
 - Increase ncli.
- On each sti() needed we call popcli() which will:
 - Decrease ncli.
 - On transition of ncli from 1 to 0, call sti().

Solution code

```
int ncli=0; // Multiprocessors problem!
void pushcli(void) {
 cli();
 ncli++;
void popcli(void) {
 if (--ncli = 0)
 sti();
```

Uniprocessor interrupt service masking

Problem:

```
func b() {
 pushcli();
 popcli();
func a() {
 pushcli();
 b();
 popcli();
```

eflags

- In the above pushcli()/popcli() implementation it was implicit before the outermost pushcli() interrupts were enabled.
- This is not necessarily true (e.g., xv6 initialization vs. rest of the code).
- In order to handle this we add the following.
- On transition of ncli from 0 to 1 we save eflags. IF.
- On transition of ncli from 1 to 0 we restore eflags. IF.

Uniprocessor solution code

```
#define FL_IF 0x00000200
int ncli=0, intena; // Multiprocessors problem!
void pushcli(void) {
 int eflags = readeflags();
 cli();
 if (ncli++=0)
  intena = eflags & FL_IF;
void popcli(void) {
 if (-- \text{ncli} = 0 \&\& \text{intena})
  sti();
```

Multiprocessor solution code

```
#define FL_IF 0x00000200
   void pushcli(void) {
1655
    int eflags = readeflags();
    cli();
    if (mycpu()->ncli = 0)
     mycpu()->intena = eflags & FL_IF;
    mycpu()->ncli += 1;
  void popcli(void) {
1667
    if (--mycpu()->ncli == 0 \&\& cpu->intena)
     sti();
```

Race condition Multiprocessors

What is the multiprocessing risk with scheduler?

```
for (p = ptable.proc; p < &ptable.proc[NPROC]; p++)
if (p->state != RUNNABLE)
  continue;
```

Race condition demonstration

Figure: code on processor 0

Figure: code on processor 1

The compiled code is something like the following:

However, the RAM is passive so in reality the CPU microsteps are:

$$\%tmp \leftarrow x;$$

 $\%tmp \leftarrow \%tmp - 5;$
 $x \leftarrow \%tmp;$

Atomic instruction on MP systems

• x86: lock; xchgl mem, reg xv6 function: **static** inline **uint** xchg(**volatile uint** *addr, uint newval) { uint result: asm volatile ("lock; _xchgl_%0, _%1" : "+m" (*addr), "=a" (result) : "1" (newval) : "cc"): return result;

Effect of the xchg function

The call

```
\label{eq:old_section} \begin{array}{ll} \text{old} &= \mathsf{xchg}\big(\&\mathsf{lock}\;,\;\;1\big); \\ \\ \text{achieves} \\ \\ \text{old} &\leftarrow \mathsf{lock}\;; \\ \\ \text{lock} &\leftarrow \;1; \\ \\ \\ \text{with no other processor executing other locked instructions in} \end{array}
```

parallel.

 If we have recursive interrupts using lock then pushcli()/popcli() should be added.

spinlock structure

```
1501 struct spinlock {
     uint locked; // Is the lock held?
     // For debugging:
     char *name; // Name of lock.
     struct cpu *cpu; // The cpu holding the lock.
     uint pcs[10]; // The call stack (an array of program
    // that locked the lock.
<sub>1562</sub> void initlock(struct spinlock *lk, char *name) {
     lk \rightarrow name = name;
     lk \rightarrow locked = 0:
    lk \rightarrow cpu = 0:
```

```
acquire(struct spinlock *|k) {
    pushcli(); // disable interrupts to avoid deadlock.

    while(xchg(&|k->locked, 1) != 0);
}

void release(struct spinlock *|k) {
    xchg(&|k->locked, 0);
    popcli();
}
```

Race condition reason and solution

- Resources shared by recursive interrupts serivce routines:
 - pushcli().
 - popcli().
- Resources shared by different processors:
 - acquire().
 - release().

Solving potential race condition in in scheduler.

scheduler

```
void scheduler(void) {
 struct proc *p;
 for (;;) { sti();
  acquire(&ptable.lock);
  for(p = ptable.proc; p < &ptable.proc[NPROC]; p++) {</pre>
   if (p->state != RUNNABLE) continue;
   proc = p:
   switchuvm(p);
   p->state = RUNNING;
   swtch(&cpu->scheduler, proc->context);
   switchkvm();
   proc = 0:
  release(&ptable.lock);
```

2758