Chirag solanki

15035

Homework assignment 4

Answer 4

```
C:/Modeltech_pe_edu_10.4a/examples/4to1_mult.v - Default =
 1
     module mux1( select, d, q );
 2
 3
       input[1:0] select;
 4
       input[3:0] d;
 5
       output
 6
       wire
               q;
       wire[1:0] select;
 8
 9
       wire[3:0] d;
10
11
       assign q = d[select];
12
13
      L endmodule
14
4to1_mult.v × h 4to1_mult_testbeatch.v ×
```

Test batch

```
h C:/Modeltech_pe_edu_10.4a/examples/4to1_mult_testbeatch.v - Default ______
  Ln#
   1
       module mux_tb;
   2
   3
        reg[3:0] d;
   4
         reg[1:0] select;
   5
         wire
   6
   7
         integer i;
   8
  9
        mux1 my_mux( select, d, q );
  10
  11
        initial
       p begin
  12
           #1 $monitor("d = %b", d, " | select = ", select, " | q = ", q);
  13
  14
  15
            for ( i = 0; i \le 15; i = i + 1)
       中
  16
           begin
  17
              d = i;
  18
              select = 0; #1;
  19
              select = 1; #1;
              select = 2; #1;
  20
  21
               select = 3; #1;
  22
               $display("-----
  23
             end
  24
       end
  25
      endmodule
  26
4
   4to1_mult.v × h 4to1_mult_testbeatch.v ×
```

Answer 5

```
module mux(a,b,c,d,e,sel,out);
input a,b,c,d,e;
input[2:0] sel;
output out;
reg out

always @(in0 or in1 or in2 or in3 or in4 or in5 or sel)
case (sel)
3'b000 : out = in0;
3'b001 : out = in1;
3'b010 : out = in3;
3'b100 : out = in4;
3'b101 : out = in5;
default : out = 64'bz;
endcase
```