Northwestern Polytechnic University EE461 Digital Design and HDL

Examples of Logic Synthesis Scripting

- I. Examples of Combinational Logic Synthesis in RTL
 - 1. One-Bit Full Adder Design in Continuous Assignment RTL Level Design (File Name: oneBitFA1.v):

Logic Synthesis:

>> vi oneBitFA1Syn.scr

```
include /ee/setup/synopsys/synopsys_setup_npu018.inc
read -f verilog oneBitFA1.v
current_design = oneBitFA1
link
compile
create_schematic
plot -output oneBitFA1.ps
write -f verilog -o oneBitFA1.vs -hierarchy
exit
>> source /ee/setup/synopsys/setup.cmd
>> dc_shell -f oneBitFA1Syn.scr
>> ls
```


Notes: You will find two files oneBitFA1.vs and oneBitFA1.ps. oneBitFA1.vs is

Verilog module in gate level (Netlist) after logic synthesis, but oneBitFA1.ps
is a schematic of this synthesized netlist. Convert it to pdf file by


```
>> ps2pdf oneBitFA1.ps >> ls
```

Congratulations! You've got oneBitFA1.pdf file with 1-bit full adder schematic. If you want to move it to your windows system and open it. Please follow the instructions as belows.


1) Open "Xmanager", click "Xftp"




2) Select "File -> New"




3) Fill in the form as below, and then click OK.




4) Click "Connect"



5) Select the file that you want to move between two systems, and hold & drag from the window to the other.



6) Check the schematic by opening pdf file.



2. One-Bit Full Adder Design in "always" block RTL Level Design (File Name: oneBitFA2.v):

Logic Synthesis:

>> vi oneBitFA2Syn.scr

```
include /ee/setup/synopsys/synopsys_setup_npu018.inc
read -f verilog oneBitFA2.v
current_design = oneBitFA2
link
compile
create_schematic
plot -output oneBitFA2.ps
write -f verilog -o oneBitFA2.vs -hierarchy
exit

>> source /ee/setup/synopsys/setup.cmd
>> dc_shell -f oneBitFA2Syn.scr
>> ls
```

Open schematic pdf file to compare with example as above.

II. Examples of Sequential Logic Synthesis in RTL

1. Logic Synchronous DFF

```
RTL Level Design (File Name: DFFSynch.v):
```

2. Logic Asynchronous DFF

RTL Level Design (File Name: DFFASynch.v):

```
reg q_o; always \ @\ (posedge \ clk \ or \ posedge \ rst_i)begin \\ if (rst_i) \quad q_o <= 0; \\ else \quad q_o <= d_i; \\ end \\ endmodule
```