Synchronization

Alex Yang Engineering School, NPU

1. Single bit synchronizer

```
a) TasyncIn > Tclock
        module sync(
                        clk,
                        rst,
                         asyncIn i,
                         syncOut o
        );
            input
                        clk;
            input
                        rst;
            input
                         asyncIn i;
            output
                        syncOut o;
                        syncOut o;
            reg
                         oneDelayIn r;
            reg
            always@(posedge clk or negedge rst)begin
                                                          //Async. DFF
                if(!rst)begin
                    oneDelayIn r \le 0;
                    syncOut_o \le 0;
                         {syncOut_o, oneDelayIn_r } <= {oneDelayIn_r, asyncIn_i};</pre>
                else
            end
        endmodule
b) TasyncIn < Tclock
        module sync(
                             clk,
                             rst,
                             asyncIn i,
                             syncOut_o
        );
            input
                        clk;
            input
                        rst;
            input
                         asyncIn i;
            output
                        syncOut_o;
                         syncOut o;
            reg
            reg
                         StageOneOut r;
                         StageTwoOut r;
            reg
            wire
                         StageOneRst;
```

```
firstStageRst = syncOut o && ~asyncIn i;
                assign
                always@(posedge asyncIn i or negedge firstStageRst )begin
                    if(!firstStageRst)
                                        StageOneOut r \le 0;
                                        StageOneOut r \le 1;
                    else
                end
                always@(posedge clk or posedge rst)begin
                                                            //Async. DFF
                    if(!rst)begin
                        StageTwoOut r \le 0;
                        syncOut o \le 0;
                            {syncOut o, StageTwoOut r} <= {StageTwoOut r, StageOneOut r};
                end
            endmodule
2. More bits handshaking protocol(4-phase rule)
        `define kDataW
        'define kDataB
                                           `kDataW-1:0
        module handShakeSender(
                 clk1 i,
                 rst1 i,
                 dataIn i,
                 sendReady_i,
                 ack_i,
                 req o,
                 dataOut o
                                    clk1 i;
                 input
                 input
                                    rst1 i;
                 input[`kDataB]
                                    dataIn i;
                 input
                                    sendReady i;
                 input
                                    ack i;
                 output
                                    req o;
                 output[`kDataB]
                                    dataOut o;
                 reg[`kDataB]
                                    dataOut o;
                 reg
                                    req_o;
                                    ack_r;
                 reg
                                    synAck r;
                 reg
                                    curSt r;
                 reg
                 reg
                                    nxtSt_r;
```

);

```
pStart = 1'b0;
 parameter
                      pWait = 1'b1;
 parameter
 //Sending synchronized data from input data
 always@(posedge clk1 i)begin
                                        dataOut o \le 0;
           if(rst1 i)
           else if(sendReady i)
                                        dataOut o <= dataIn i;
           else
                                        dataOut o <= dataOut o;
 end
 //Synchronizing ack signal from receiver
 always@(posedge clk1 i)begin
           if(rst1 i)begin
                     ack r \le 0;
                     synAck r \le 0;
           end
           else
                    \{\text{synAck } r, \text{ack } r\} \leq \{\text{ack } r, \text{ack } i\};
end
 //FSM sequential logic
 always@(posedge clk1 i)begin
                         curSt r <= pStart;
        if(rst1 i)
        else
                         curSt r <= nxtSt r;
 end
 //FSM combinational logic
 always@(*)begin
        req o = 0;
        case(curSt r)
             pStart: begin
                 if(sendReady i) begin
                      req_o = 1;
                      nxtSt r = pWait;
                 end
                 else nxtSt r = pStart;
             end
             pWait: begin
                 if(synAck r)begin
                      req_o = 0;
                      nxtSt r = pStart;
                 end
                 else begin
                      req o = 1;
                      nxtSt r = pWait;
                 end
             end
             default:begin
```

```
nxtSt_r = pStart;
                     end
                endcase
         end
endmodule
'define kDataW
                                     8
'define kDataB
                                     `kDataW-1:0
module handShakeRec(
         clk2_i,
         rst2 i,
         dataIn_i,
         req_i,
         ack_o
);
                             clk2 i;
         input
         input
                             rst2_i;
         input[`kDataB]
                             dataIn i;
         input
                             req i;
         output
                             ack o;
                             ack_o;
         reg
         reg
                             req r;
                             synReq_r;
         reg
         reg
                             load_r;
         reg[`kDataB]
                             data_r;
         reg[1:0]
                             curSt r;
         reg[1:0]
                             nxtSt_r;
                             pStart = 2'b00;
         parameter
         parameter
                             pAck = 2'b01;
                             pDone = 2'b10;
         parameter
         //Receiving data from input
         always@(posedge clk2_i)begin
                   if(rst2 i)
                                      data r \leq 0;
                   else if(load r)
                                          data r \le dataIn i;
                                     data_r \le data_r;
                   else
         end
         //Synchronizing req signal from sender
```

```
always@(posedge clk2_i)begin
                   if(rst2 i)begin
                            req r \le 0;
                            synReq r \le 0;
                   end
                            {synReq_r, req_r} \le {req_r, req_i};
                   else
         end
        //FSM sequential logic
         always@(posedge clk2 i)begin
            if(rst2 i)
                         curSt r \le pStart;
                         curSt r <= nxtSt r;
            else
         end
         //FSM combinational logic
         always@(*)begin
                   ack o = 0;
                   load r = 0;
                case(curSt r)
                pStart: begin
                   if(synReq r) begin
                            load r = 1;
                            ack o = 1;
                            nxtSt r = pAck;
                   end
                   else nxtSt r = pStart;
                end
                pAck: begin
                   ack o = 1;
                   nxtSt r = pDone;
                end
                pDone: begin
                   ack o = 0;
                   nxtSt_r = pStart;
                end
                default:begin
                   nxtSt r = pStart;
                end
            endcase
         end
endmodule
'include "handShakeSender.v"
'include "handShakeRec.v"
module handShakeTop(
                            clk1_i,
```

```
clk2 i,
                             rst1 i,
                             rst2 i,
                             dataIn i,
                             sendReady_i
);
          input
                            clk1 i;
          input
                            clk2_i;
          input
                            rst1 i;
          input
                            rst2 i;
          input[`kDataB]
                            dataIn i;
          input
                            sendReady i;
          wire
                             ack w;
          wire
                             req w;
          wire[`kDataB]
                             dataOut w;
          handShakeSender uHandShakeSender(
                                                   .clk1 i
                                                                    (clk1_i),
                                                   .rst1 i
                                                                    (rst1 i),
                                                   .dataIn i
                                                                    (dataIn i),
                                                   .sendReady i
                                                                    (sendReady i),
                                                   .ack_i
                                                                    (ack_w),
                                                   .req o
                                                                    (req w),
                                                   .dataOut_o
                                                                    (dataOut_w)
          );
          handShakeRec
                             uHandShakeRec(
                                                   .clk2 i
                                                                    (clk2 i),
                                                   .rst2 i
                                                                    (rst2 i),
                                                   .dataIn_i
                                                                    (dataOut_w),
                                                   .req i
                                                                    (req w),
                                                   .ack_o
                                                                    (ack_w)
         );
endmodule
```

3. FIFO

A. Sync. FIFO

- 1. Pointer Moving:
 - a) wrPt +1 (wr_en & !full)
 - b) rdPt +1 (rd en & !empty)
- 2. Pointer Counter:
 - a) Write Only (!full && wr_en)

```
ptCnt = ptCnt + 1
    b) Read Only (!empty && rd_en)
           ptCnt = ptCnt - 1
    c) Write & Read Simultaneously ((!full && wr en) &&(!empty && rd en))
           ptCnt = ptCnt
    d) Don't write & read
                   ptCnt = ptCnt
3. One clock:
       a) Write data in (!full && wr en)
       b) Read data out (!empty && rd en)
4. Full & Empty
    a) If ptCnt = 0, it is empty
    b) If ptCnt = FIFO depth, it is full
    'define kFIFOBitW
    'define kFIFOBitS
                           `kFIFOBitW-1:0
    'define kFIFOAdrW
                                                      // Bit of address
    'define kFIFODepth
                                                      // Depth = 2^4
                           ( 1 << `kFIFOAdrW )
    module syncFIFO(
                       clk,
                       rst,
                       wrEn i,
                       rdEn i,
                       dIn i,
                       dOut_o,
                       empty o,
                       full o
    );
       input
                               clk;
       input
                               rst;
       input
                               wrEn i;
       input
                               rdEn i;
       input[`kFIFOBitS]
                               dIn i;
       output[`kFIFOBitS]
                               dOut o;
       output
                               empty o;
       output
                               full o;
       reg[`kFIFOBitS]
                               dOut o:
                               FIFOMem[`kFIFODepth-1:0];
       reg[`kFIFOBitS]
       reg[`kFIFOAdrW:0]
                               ptCnt;
       reg[`kFIFOAdrW-1:0]
                               wrPt;
       reg[`kFIFOAdrW-1:0]
                               rdPt;
```

```
//Pointer moving
    always@(posedge clk)begin
        if(rst)begin
            wrPt \le 0;
            rdPt \le 0;
        end
        else if(!full o && wrEn i) wrPt \leq wrPt + 1;
        else if(!empty o && rdEn i) rdPt \le rdPt +1;
    end
    //Pointer counter
    always@(posedge clk)begin
                    ptCnt \le 0;
        if(rst)
        else if(!full o && wrEn i)
                                    ptCnt \le ptCnt + 1;
        else if(!empty o && rdEn i) ptCnt <= ptCnt - 1;
        else if((!full o && wrEn i) &&(!empty o && rdEn i))
                                                                  ptCnt <= ptCnt;
        else
                    ptCnt <= ptCnt;
    end
    //Write data in
    always@(posedge clk)begin
        if(!full o && wrEn i)
                                     FIFOMem[wrPt] <= dIn i;
    end
    //Read data out
    always@(posedge clk)begin
        if(!empty o && rdEn i)
                                     dOut o <= FIFOMem[rdPt];
    end
    //Full & empty outputs
                full o = (ptCnt == `kFIFODepth);
    assign
    assign
                empty o = (ptCnt == 0);
endmodule
```

B. Async. FIFO

- 1. Port list: wClk, wRst, wrEn, wData, wFull / rClk, rRst, rdEn, rData, rEmpty
- 2. Pointer moving in binary:
 - a) wrPt +1 (wr_en & !full)
 - b) rdPt +1 (rd_en & !empty)
- 3. Pointer conversion from binary to Gray code

```
wrPt => grayWrPt
rdPr => grayRdPt
```

4. Pointer Synchronization:

```
grayWrPt => syncGrayWrPt
grayRdPt => syncGrayRdPt
```

5. Pointer from Gray code to binary syncGrayWrPt => syncBinWrPt syncGrayRdPt => syncBin Rdpt

6. Full & Empty

```
a) Empty = 1
       when syncBinWrPt = rdPt + 1
                                       if (!empty && rdEn)
       when syncBinWrPt = rdPt
   ii.
                                       else
```

b) Full = 1

);

iii. when syncBinRdPt= = wrPt + 2 if (!full && wrEn)

iv. when syncBinRdPt = = wrPt + 1

- 7. Dual port memory(w/o read-clk) for wrPt / rdPt not syncWrPt / syncRdPt
- 8. Async. FIFO block diagram

```
Full
                                    Gray code converter
                    Synchronizer
                                                            rdPt Block
       generator
                     (wClk)
       (wClk)
                                 Dual Port
                                  Memory
       wrPt Block
                     Gray code converter
                                             Synchronizer
                                                              Empty
                                             (rClk)
                                                              generator
                                                              (rClk)
'define kFIFOBitW
'define kFIFOBitS
                           `kFIFOBitW-1:0
                                                          // Bit of address
'define kFIFOAdrW
                                                          // Depth = 2^4
'define kFIFODepth
                           ( 1 << `kFIFOAdrW )
module asyncFIFO(
                      wClk,
                      wRst.
                      wrEn i,
                      wData i,
                      wFull o,
                      rClk,
                      rRst,
                      rdEn i,
                      rData o,
                      rEmpty_o
```

```
wClk;
input
input
                    wRst;
input
                    wrEn i;
input[`kFIFOBitS]
                    wData i;
output
                    wFull o;
                    wFull o;
reg
input
                        rClk;
input
                        rRst;
input
                        rdEn i;
output[`kFIFOBitS]
                        rData o;
reg[`kFIFOBitS]
                        rData o;
output
                        rEmpty o;
                        rEmpty_o;
reg
reg[`kFIFOAdrW-1:0]
                        wrPt;
wire[`kFIFOAdrW-1:0]
                        grayWrPt;
reg[`kFIFOAdrW-1:0]
                        delayGrayWrPt;
reg[`kFIFOAdrW-1:0]
                        syncGrayWrPt;
wire[`kFIFOAdrW-1:0]
                        syncBinWrPt;
reg[`kFIFOAdrW-1:0]
                        rdPt;
wire[`kFIFOAdrW-1:0]
                        grayRdPt;
                        delayGrayRdPt;
reg[`kFIFOAdrW-1:0]
reg[`kFIFOAdrW-1:0]
                        syncGrayRdPt;
wire[`kFIFOAdrW-1:0]
                        syncBinRdPt;
reg[`kFIFOBitS]
                        FIFOMem[`kFIFODepth-1:0];
//Pointer moving in wClk/rClk
always@(posedge wClk)begin
    if(wRst)
                    wrPt \le 0;
    else if(!wFull o && wrEn i)
                                    wrPt \le wrPt + 1;
end
always@(posedge rClk)begin
    if(wRst)
                   rdPt \le 0;
    else if(!rEmpty o && rdEn i)
                                    rdPt \leq rdPt - 1;
end
//Binary to Gray converter
function[`kFIFOBitS]
                        bin2Gray;
    input[`kFIFOBitS]
                        binDin;
        bin2Gray = binDin ^ (binDin>>1);
endfunction
            grayWrPt = bin2Gray(wrPt);
assign
```

```
assign
            grayRdPt = bin2Gray(rdPt);
//Write/Read pointer synchronizer
always@(posedge wClk)begin
    if(wRst)begin
        delayGrayWrPt <= 0;
        syncGrayWrPt <=0;</pre>
    end
    else
            {syncGrayWrPt, delayGrayWrPt}<={delayGrayWrPt, grayWrPt };
end
always@(posedge rClk)begin
    if(rRst)begin
        delayGrayRdPt \le 0;
        syncGrayRdPt <=0;
    end
            {syncGrayRdPt, delayGrayRdPt}<={delayGrayRdPt, grayRdPt };
    else
end
//Gray to binary converter
function [`kFIFOBitS]
                        gray2Bin;
    input[`kFIFOBitS]
                        grayDin;
   integer
                        i;
    begin
        for(i = 0; i < \text{`kFIFOBitW}; i = i+1)
                gray2Bin[i] = ^(grayDin >> i);
    end
endfunction
            syncBinWrPt = gray2Bin(syncGrayWrPt );
assign
assign
            syncBinRdPt = gray2Bin(syncGrayRdPt);
//Full & empty outputs
always@(posedge rClk)begin
                rEmpty o \le 0;
   if(rRst)
   else if(!rEmpty o && rdEn i)
                                     rEmpty o \le (syncBinWrPt == rdPt + 1);
    else
            rEmpty o <= (syncBinWrPt == rdPt);
end
always@(posedge wClk)begin
    if(wRst)
                wFull o \le 0;
    else if(!wFull o && wrEn i)
                                    wFull o \le (syncBinRdPt = wrPt + 2);
            wFull o \le (syncBinRdPt == wrPt + 1);
    else
end
//Write-in/Read-out from memory
always@(posedge wClk)begin
                                FIFOMem[wrPt] <= wData_i;</pre>
    if(!wFull o && wrEn i)
```

```
end
always@(posedge rClk)begin
if(!rEmpty_o && rdEn_i) rData_o <= FIFOMem[rdPt];
end
endmodule
```

4. FIFO Depth Calculation

a) Equation:

WritingTime = number of data(needed for write-in) *
$$(1/f_{write})$$

ReadingTime = number of data(same as above) * $(1/f_{read})$
TimeDifference = | WritingTime - ReadingTime |
Depth = TimeDifference * bigger(f_{write} , f_{read})


- b) Examples:
 - i. f_{write} =30MHz; f_{read} =40MHz; 10 data should be transferred by FIFO WritingTime = 10 * (1/30MHz); ReadingTime = 10 * (1/40MHz) Depth = [10 * (1/30MHz) -10 * (1/40MHz)] * 40MHz = 3.333 ≈ 4
 - ii. $f_{write} = 100 \text{MHz}$, 80 data/100 cycles $f_{read} = 80 \text{MHz}$, 80 data/80 cyclesDepth = |[80 * (1/100 MHz) - 80 * (1/80 MHz)]| * 100 MHz= 20
 - iii. Continuous write-in: 80 data/80 cycles

Burst write-in(20 data every time): 80 data/100 cycles, no data between two burst slots.

Read out continuously: $8 \frac{10 \text{ cycles}}{6 + \frac{1}{100}} = f_{read} = 8 \frac{100 \text{ cycles}}{100 \text{ cycles}}$

But
$$f_{continuous Write} > f_{read}$$

Considering worse case in 200 cycles, there are 160 data. But it may be 160 data in 160 cycles if continuously written in.



Depth =
$$160 * (80/80 \text{cycles}) - 160 * (8/10 \text{cycles}) = 32$$