Finite State Machine

Alex Yang Engineering School, NPU

1. Bit Steam "101" Pattern Detector

```
module det101(
                             clk,
                             rst,
                             in i,
                             out o
);
                             clk;
     input
     input
                             rst;
     input
                             in_i;
    output
                             out_o;
    reg
                             out o;
                        curSt r;
    reg[1:0]
    reg[1:0]
                        nxtSt_r;
                        pIdle
                                  = 2'b00;
     parameter
                                  = 2'b01;
     parameter
                        pSt1
                        pSt10
                                  = 2'b10;
    parameter
                        pSt101 = 2'b11;
     parameter
     always@(posedge clk)begin
                        curSt r <= #1 pIdle;
         if(rst)
                        curSt^{-}r \ll \#1 \text{ nxtSt } r;
         else
     end
     always@(*)begin
         out o = 1'b0;
         case(curSt r)
              pIdle: begin
                                           nxtSt_r = pIdle;
                        if(rst)
                        else if(in i)
                                           nxtSt r = pSt1;
                        else
                                           nxtSt r = pIdle;
              end
              pSt1: begin
                        if(in i)
                                           nxtSt_r = pSt1;
                                           nxtSt^{-}r = pSt10;
                        else
              end
              pSt10: begin
                        if(in i)begin
                             out o = 1'b1;
                             nxt\overline{S}t r = pSt101;
                        end
                        else nxtSt_r = pIdle;
```


```
\begin{array}{c} end \\ pSt101: begin \\ if(in\_i) \\ else \\ \end{array} \qquad \begin{array}{c} nxtSt\_r = pSt1; \\ nxtSt\_r = pSt10; \\ end \\ default: \\ endcase \\ end \\ endmodule \\ \end{array}
```

2. Bit Steam Divisible by 5 Detector

```
module bitDiv5(
                           clk,
                           rst,
                           in i,
                           flag_o
);
                           clk;
    input
    input
                           rst;
    input
                           in i;
    output
                           flag_o;
                           flag_o;
    reg
    parameter
                      pIdle
                               = 3'b000;
                      pRem0 = 3'b001;
    parameter
                      pRem1 = 3'b010;
    parameter
                      pRem2 = 3'b011;
    parameter
                      pRem3 = 3'b100;
    parameter
    parameter
                      pRem4 = 3'b101;
    reg[2:0]
                      curSt r;
    reg[2:0]
                      nxtSt r;
    always@(posedge clk)begin
                      curSt r <= #1 pIdle;
         if(rst)
                      curSt r \le \#1 nxtSt r;
         else
    end
    always@(*)begin
         flag o = 1'b0;
         case(curSt r)
             pIdle: begin
                       if(rst) nxtSt r = pIdle;
                      else begin
                           if(in_i)
                                        nxtSt_r = pRem1;
                           else begin
                                    flag o = 1'b1;
                                    nxtSt r = pRem0;
                           end
```

```
end
             end
             pRem0: begin
                 if(in i)
                                        nxtSt_r = pRem1;
                 else begin
                                        flag o = 1'b1;
                                        nxtSt r = pRem0;
                 end
             end
             pRem1: begin
                 if(in_i)
                                        nxtSt_r = pRem3;
                 else
                                        nxtSt_r = pRem2;
             end
             pRem2: begin
                 if(in_i)begin
                                        flag o = 1'b1;
                                        nxtSt r = pRem0;
                 end
                 else
                                        nxtSt_r = pRem4;
             end
             pRem3: begin
                                        nxtSt r = pRem2;
                 if(in i)
                 else
                                        nxtSt_r = pRem1;
             end
             pRem4: begin
                 if(in_i)
                                        nxtSt_r = pRem4;
                 else
                                        nxtSt_r = pRem3;
             end
             default:
                                        nxtSt_r = pIdle;
        endcase
    end
endmodule
```

3. UART Transmitter ASMC



```
module UartTx(....);
....;
```

```
always@(posedge clk i)begin
                             curSt r <= idle;
               if (rst i)
               else
                                 curSt r \le nxtSt r;
          end
          always@(*)begin
             loadXMTShiftreg o = 1'b0;
             clear o = 1'b0;
             shift o = 1'b0;
             start o = 1'b0;
           nxtSt_r= curSt_r;
             case(curSt_r)
               Idle: begin
                    if(byteReady) begin
                             loadXMTShiftreg_o = 1'b1;
                             nxtSt_r=pWaiting;
                    end
                    else
                                 nxtSt_r=pIdle;
               end
               Waiting: begin
                    if(TByte)begin
                             start o=1'b1;
                             nxtSt r=pSending;
                    end
                    else
                                 nxtSt r=pIdle;
               end
               Sending:begin
                    if(bitCount r != kWordW+1)begin
                        shift o=1'b1;
                    end
                    else begin
                        clear o=1'b1;
                        nxtSt r=pIdle;
                    end
               end
               default: begin
                    nxtSt r = Idle;
               end
            endcase
       end
endmodule
```