
# VERILOG CODE EXAMPLES


# **Examples Simulated using Model Sim Simulator**

#### Verilog code to simulate non-blocking behavior


```
//Non-blocking example1
module test;
reg a, b;
initial
begin
a <= 1'b0;
a <= 1'b1;
#10 b <= a;
#50 $stop;
end
endmodule
```

# Example1 Simulation output






#### Example 2 Simulation output




Change Non-Blocking (<=)to Blocking statements (=)in Example1 & Example2 and Predict Simulation output!!!

#### Verilog code to simulate blocking behavior




#### Example1 Simulation output




# //blocking example2 module test; reg a, b; initial begin a = 1'b0; a = 1'b1; b = a; #50 \$stop; end endmodule

#### Example 2 Simulation output



# Nested sequential(being end) and parallel blocks(fork join)




#### Combinational logic Verilog coding: 4-bit comparator using Data flow modeling

```
/*4-bit comparator code using Data Flow modeling */
module comparator_4bit(Eq, Gt, Lt, A, B);
input [3:0] A, B;
output Eq, Gt, Lt;

assign Eq = (A==B);
assign Lt = (A<B);
assign Gt = (A>B);
endmodule
```

```
//4-bit comparator test bench
module comparator_tb;
reg [3:0] A, B; //inputs defined as reg data type
wire Eq, Gt, Lt; //outputs defined as wire
comparator_4bit c1(Eq, Gt, Lt, A, B); //comparator module instantiation
initial
begin A = 0; B = 0; #10 A = 10; B = 2; #10 A = 2; B = 10;
#10 A = 13; B = 13; #60 $stop; end
initial $monitor($time," %d %s %d",A, (Eq)?"==":(Lt)?"<":">", B);
endmodule
```

#### Simulation output




Displayed output: # 0 0 == 0 # 10 10 > 2 # 20 2 < 10 # 30 13 == 13

#### Multiplexer implementation using function

```
module mux4_1(a, b, c, d, select, out);
input a, b, c, d; input [1:0] select; output out;
assign out = mux (a, b, c, d, select); //function called using assignment statement
function mux;
input a, b, c, d;
input [1:0] select;
case (select)
    2'b00: mux = a;
    2'b01: mux = b;
    2'b10: mux = c;
    2'b11: mux = d;
    default: mux = 'bx;
endcase
endfunction
endmodule
```

```
module mux4_1_tb;
reg a,b,c,d; reg[1:0] select; wire out;
mux4_1 mux1(a, b, c, d, select, out);
initial
$monitor("At t=%t, a=%b, b=%b, c=%b, d=%b, select = %b, out
= %b", $time, a, b, c, d, select, out);
initial
begin
a = 1'b0; b =1'b0; c=1'b0; d=1'b0; select = 2'b00;
#10 a = 1'b1; b =1'b0; c=1'b0; d=1'b0; select = 2'b00;
#10 a = 1'b0; b =1'b1; c=1'b0; d=1'b0; select = 2'b01;
#10 a = 1'b0; b =1'b0; c=1'b0; d=1'b1; select = 2'b11;
#10 a = 1'b0; b =1'b0; c=1'b1; d=1'b0; select = 2'b00;#20 $stop; end
endmodule
```

#### Simulation output




#### Clock Generator using always block

```
`timescale 1ns/1ns //time scale with time unit of 1ns and precision of 1ns module clock_gen; //clock generator module reg clock; initial clock = 1'b0; //Initialize clock at time 0


always #10 clock = ~clock; //toggle clock every half cycle(clock period = 20)

initial #500 $finish; endmodule
```




#### Clock Generator using forever statement

```
`timescale 1ns/100ps //time scale with time unit of 1ns and precision of 100ps
module clock_gen; //clock generator module
reg clock;
initial
    begin
        clock = 1'b0; //Initialize clock at time 0
        forever #10 clock = ~clock; //toggle clock every half cycle(clock period = 20)
    end
initial #250 $finish;
endmodule
```




#### Clock Generator using repeat statement

```
`timescale 1ns/100ps //time scale with time unit of 1ns and precision of 100ps
module clock_gen; //clock generator module
reg clock;
initial
    begin
        clock = 1'b0; //Initialize clock at time 0
        repeat(10)
        #10 clock = ~clock; //toggle clock every half cycle(clock period = 20)
    end
initial #250 $finish;
endmodule
```



### Latch Verilog implementation


```
`timescale 1ns/1ps //timescale directive
module latch_tb;
wire Q; reg D, CLK, RESET;
initial
  begin
  CLK = 0; RESET = 1; #50 RESET = 0; #100 RESET = 1;
  #100 RESET = 0; #100 $finish;
  end
initial
  begin D = 0; forever #20 D = ~D; end
always #10 CLK = ~CLK;
latch lat1(.q(Q), .d(D), .clock(CLK), .reset(RESET));
//instantiate latch
endmodule
```



#### Ring counter Verilog Code

```
module ring_count(q,clk,clr);
input clk,clr;
output [3:0]q;
reg [3:0]q;
always @(posedge clk)
if(clr==1)
q<=4'b1000;
else
begin
q[3]<=q[0];
q[2]<=q[3];
q[1]<=q[2];
q[0]<=q[1];
end
endmodule
```

```
`timescale 1ns/1ps
module ring_counter_tb();
reg clk_tb,clr_tb;
wire [3:0]q_tb;
ring_count dut1(q_tb,clk_tb,clr_tb);
initial
  begin
    clk_tb = 0;
  $display("At t=%t / clk_tb =%b clr_tb =%b q_tb=%h",$time, clk_tb, clr_tb, q_tb);
  $monitor($time," clk_tb =%b clr_tb =%b q_tb=%h \n",clk_tb,clr_tb,q_tb);
  clr_tb=1'b0; #10 clr_tb=1'b1; #20 clr_tb=1'b0; #80 clr_tb = 1;
  #20 $finish;
end
  always #10 clk_tb = ~clk_tb;
endmodule
```



#### Priority encoder Verilog Code

```
module priority_encoder
( input wire [4:1] x,
  output reg [2:0] pcode );

always @(x[4], x[3],x[2], x[1])
  if (x[4] == 1'b1)
      pcode = 3'b100;


else if (x[3] == 1'b1)
      pcode = 3'b011;

else if (x[2] == 1'b1)
      pcode = 3'b010;

else if (x[1] == 1'b1)
      pcode = 3'b001;


else pcode = 3'b000;

endmodule
```



#### Mod-10 counter Verilog code

```
module counter( input clk,rst,enable,
output reg [3:0]counter_output );
assign mod_10_enable = (counter_output == 4'b1001);
always@ (posedge clk or posedge rst)
begin
if( rst)
counter_output <= 4'b0000;
else
begin
if(enable && ~mod_10_enable)
counter_output <= counter_output + 1;
else
counter_output <= 0;
end
end
end
endmodule
```




#### Clock Divide by 3 Verilog code

```
module clk div3(clk,reset, clk out);
input clk;
input reset;
output clk out;
reg [1:0] pos_count, neg_count;
//if the count number for either of the two counters is 2.
assign clk_out = ((pos_count == 2) | (neg_count == 2));
always @(posedge clk)
if (reset)
           pos count <=0;
else if (pos count ==2)
           pos count <= 0;
           pos count<= pos count +1;</pre>
always @(negedge clk)
if (reset)
           neg count <=0;</pre>
else if (neg count == 2)
           neg count <= 0;</pre>
           neg count<= neg count +1;</pre>
endmodule
```

```
`timescale 1ns/100ps
module clkdiv3_tb;
 reg clk,reset;
 wire clk out;
  clk div3 t1(clk,reset,clk out);
     clk= 1'b0;
  always
    #5 clk=~clk;
    initial
      begin
        #5 reset=1'b1;
        #10 reset=1'b0;
        #100 reset = 1'b1;
        #10 $finish;
      end
    initial
        $monitor("clk=%b,reset=%b,clk out=%b",clk,reset,clk out);
  endmodule
```

#### Clock Divide by 3 Simulation output



```
# clk=0,reset=x,clk_out=x
# clk=1,reset=1,clk_out=x
# clk=0,reset=1,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
```


```
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=0,clk_out=1
# clk=0,reset=0,clk_out=1
# clk=1,reset=0,clk_out=1
# clk=0,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=1,reset=0,clk_out=0
# clk=0,reset=1,clk_out=0
# clk=0,reset=1,clk_out=0
# clk=0,reset=1,clk_out=0
```

#### Clock Divide by even number 2N verilog

```
module clk_div2n
parameter WIDTH = 3, // Width of the register required
parameter N = 6// We will divide by 12 for example in this case
) (clk,reset, clk out);
input clk; input reset; output clk out;
reg [WIDTH-1:0] r_reg;
wire [WIDTH-1:0] r nxt;
reg clk track;
/*We have triggered the always block at positive edge of clock
and count up to N and then invert the output clock.*/
always @(posedge clk or posedge reset)
begin
if (reset) begin
    r reg <= 0; clk track <= 1'b0; end
 else if (r nxt == N)
            begin r_reg <= 0; clk_track <= ~clk_track; end</pre>
   r_reg <= r_nxt;
end
assign r nxt = r reg+1;
assign clk out = clk track;
endmodule
```

```
module clkdiv2n tb;
reg clk,reset;
wire clk out;
  clk div2n t1(clk,reset,clk out);
    initial
     clk= 1'b0;
  always
    #5 clk=~clk;
      begin
        #5 reset=1'b1;
       #10 reset=1'b0;
       #200 $finish;
      end
    initial
$monitor("clk=%b,reset=%b,clk out=%b",clk,reset,clk out);
endmodule
```

# Clock Divide by even number 2N simulation output




#### Clock Divide by N odd Verilog code

```
module clk divn #(
parameter WIDTH = 3,
parameter N = 5) (clk,reset, clk_out);
input clk; input reset;
output clk out;
reg [WIDTH-1:0] pos count, neg count;
assign clk out = ((pos count > (N >> 1)) | (neg count > (N >> 1)));
//We count the number of the positive edges
                                                                         initial
always @(posedge clk)
if (reset)
                                                                       always
           pos count <=0;
else if (pos count == N-1)
                                                                         initial
           pos count <= 0;
                                                                           begin
           pos count<= pos count +1;</pre>
//we count the negative edges
always @(negedge clk)
                                                                           end
if (reset)
                                                                         initial
           neg count <=0;</pre>
else if (neg count == N-1)
           neg count <= 0;</pre>
else
           neg count<= neg count +1;</pre>
endmodule
```

```
`timescale 1ns/100ps
module clk_divn_tb;
reg clk,reset;
wire clk out;
  clk divn t1(clk,reset,clk out);
     clk= 1'b0;
    #5 clk=~clk;
       #5 reset=1'b1;
       #10 reset=1'b0;
       #140 $finish;
$monitor("clk=%b,reset=%b,clk out=%b",clk,reset,clk out);
  endmodule
```

#### Clock Divide by n odd Simulation output



- 1. Notice the math involved. assign clk\_out = ((pos\_count > (N>>1)) | (neg\_count > (N>>1)));
- N>>1 needs some explanation. If N were an even number N>>1 is simply a division by 2.

But here N is an odd number. Consider for example N is 11 or 5'b01011. We know that when we do right shift, the right most bit is lost. - which is equivalent to N getting converted to N-1. And then the right shift divides the number by 2. So N>>1, when, N is off mean N becomes (N-1)/2. So, when N =11, N >> 1 make it 5. If = 5 or 3'b101, then the N>>1 makes it 3'b010 (The right most digits is lost) or 2.

2. To understand how the math works out consider the two counters in the figure below that keeps count of the number of positive and negative pulses. for N=7. The trick is to look at the waveforms for the counters for an example (set N to any fixed number) and find the right math to fit it. Once the math works, generalize it for N.