Chiragkumar solanki

15035

Answer 1

```
E counter_4bit.v ☑ E tbcounter_4bit.v ☑ E run-vlog.do ☑
       `timescale 1ns/1ps
 2
       module counter_4bit(clk,reset,q);
 3
 4
 5
       input clk, reset;
 6
       output [3:0] q;
 7
 8
      reg [3:0] q;
 9
       wire clk, reset;
10
11
12
       always @ (posedge clk)
13
     begin
14
       if (reset)
15
          q[3:0]<=4'b0000;
16
17
          else
18
           q[3:0] \le q+1;
19
20
            end
21
            endmodule
22
23
```

```
📙 counter_4bit.v 🗵 📙 tbcounter_4bit.v 🗵 📙 run-vlog.do 🗵
 2
      module tbcounter 4bit;
 3
 4
      reg clk, reset;
 5
      wire [3:0] q;
 6
 7
     -counter 4bit dut1(
 8
                   .clk(clk),
 9
                   .reset (reset),
10
                   .q(q)
11
                   );
12
13
     initial
14 🗏 begin
15
        $monitor ($time,, "reset=%b, clk=%b, q=%b", reset, clk,q);
16
17
        clk=0;
18
        reset=1;
19
        #100 reset=0;
20
        #3000 $stop;
21
        end
22
        always
    begin
23
24
        #10 clk =~clk;
25
        end
26
         endmodule
```

```
| counter_4bit.v | tbcounter_4bit.v | nun-vlog.do | vlib work | vlog counter_4bit.v tbcounter_4bit.v | vsim -novopt tbcounter_4bit | log -r /* | do wave.do | for run -all | true | true
```

