

~~hi~~ chitrag Kumar & Sohamki

15035

(1)

reg x

wire z

(2)

module mydesign(a, b, c, z);

input a, b, c;

output z;

reg z;

assign y = (a ^ b) | c; // This is wrong
case because assign
only can be used
not with reg.

end module.

(3)

ansures

display (a):

(5)

so is 1.
b is X.

(4)

module FlipFlop(a, b, p, q);

input a, b, clk, rst;

output q;

assign d = a & b

always @ (posedge clk or posedge rst)

if (rst)

q <= 0;

else
q <= d;

end module