
1. < Code Debugging and Simulation > (10pts)

图7用!

A. (5pts) Identify syntax error, correct, and explain: 0.5pts for each. Identify inappropriate code (or semantics error), correct, and explain: 0.5pts for each.

```
module②%shifter (out,clk, rst, in1, in2) 7 日 岁 3 先義
                     0数智能富成開頭
             input clk, rst;
             input [15:0] in1;
             input [2:0] in2;
             output [15:0] out; ① out 放在 always 內. 養養故 ()
             nive reg[15:0] shift; ④ shift 用 ausgraj 宣传成而已
             assign shift = in1 >> in2;
             /* variable shifter*/ ⑤ 統解ケヤ
             always @(posedge clk and)posedge rst) begin 1 1 begin
             if((st) out \( 16'd0;
Active high reset
             else out (= shift;
                        ( sequential block -) non-blocking
              end
             endmodule @ " endmodule
```

B. (5pts) Finish the waveform below based on the circuit in part A. Note that you should use the decimal number representation to answer (such as 16'd0). Use "xx" to indicate values that cannot be determined from the information given. (In this period, signal rst is always 0)



2. < Logic Synthesis + Blocking & Non-Blocking > (10pts)

In the following table, the left column show some pieces of Verilog RTL code. Please draw the corresponding circuits in the right column. You can use AND, OR, NAND, NOR, XOR, XNOR, NOT, MUX, D Flip-Flop, Latch in the circuit diagram.

(a) Verilog Code (2pts)	Circuit Diagram			
always @(*) begin X = A&B Y = X^C; end	A D X			
(b) Verilog Code (2pts)	Circuit Diagram			
always @(posedge clk) begin A <= D; B <= A ^ D; C <= B; D <= C ^ D; end	UK O A B O A CO O A D			
(c) Verilog Code (3pts)	Circuit Diagram			
always@(A or B or C) begin if (C) D = A & B; end	A D Latch D			
(d) Verilog Code (3pts)	Circuit Diagram			
always@(posedge clk) begin if (C) D <= A & B; end	B D Latch 100 TO C CIK			


3. < Finite State Machine and Simulation > (10pts)


Given below is a Finite-State-Machine (FSM).

```
module FSM (clk, rst, in, out r);
 parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
 input clk, rst, in;
 output [1:0] out_r;
 reg [1:0] out_r, out;
 reg [1:0] current_state, next_state;
 // Next State Logic
 always@(*) begin
     case(current_state)
     S0: next_state = (in == 1'b0)? S0 : S2;
    S1: next_state = (in == 1'b0)? S0 : S2;
    S2: next_state = (in == 1'b0)? S1: S3;
    S3: next_state = (in == 1'b0)? S1: S3;
    default: next_state = 2'b00;
    endcase
 end
 // Current State Memory & Output Register
 always@(posedge clk or posedge rst)
 begin
    if(rst) begin
        current_state <= 0;
        out_r <= 0;
    end
    else begin
        current_state <= next_state;
        out_r <= out;
    end
end
// Output Logic
always@(*) begin
    out[1] = in ^ current_state[0];
    out[0] = in ^ current_state[0] ^ current_state[1];
end
endmodule
```

(a) (5pts) Please draw a state transition graph below for this FSM.

Example





(b) (5pts) We have put this module in our testbench as a Design-Under-Test (DUT). After the simulation, the command window has printed response from monitor. Please finish the output results below based on this FSM and given information.

```
`timescale 1ns/1ns

module testbench;
reg clk, rst;
reg in;
wire [1:0] out;

FSM DUT(.clk(clk), .rst(rst), .in(in), .out_r(out));


// APPLY STIMULUS
$monitor("%t %b %b %b %b", $time, clk, rst, in, out);
endmodule
```

Monitor Output Response:

-						
Time	clk	reset	în	out		
0	0	0	0	xx		
v 1	1	1	0	00	So	
2	0	0	1	00	So	52
- 3	1	0	1	11	52	53
4	0	0	1	11	52	53
- 5	1	0	1	10	53	53
6	0	0	1	10	53	53
~ 7	1	0	1	0 1	55	53
8	0	0	0	0 1	53	51
9	1	0	0	10	51	50
10	0	0	1	10	51	52
- 11	1	0	1	00	52	53
12	0	0	0	00/	52	51
v 13	1	0	0	0/	51	50
14	0	0	0	61	51	50
15	1	0	0	11	50	30
16	0	0	0	44	S D	50


4. < Important Timing Parameters > (15pts)

Suppose that the timing characteristics of the flip-flops in the circuit are the same. Their timing diagrams and parameters can be described as follows:




T1=0.2ns T2=0.3ns += 390x10 = 4x0 x 0 = 4 x6

The circuit below operates at the clock frequency of **250MHz**. Suppose that the rise, fall, and turn-off delays for each combinational element are the same.




(a) (3pts) Write the timing inequality for setup time and hold time.




(b) (2pts) If T_{setup} (Setup Time) = 1ns T_{bold} (Hold Time) = 1ns

Are there setup time and hold time violations in this circuit? Use the timing inequalities in (a) for setup/hold time at the clock frequency to check them.

(c) (5pts) Followed by part (b), if there are setup/hold time violations in this circuit, how to perform "retiming" to solve these issues? Suppose that all of combinational elements cannot be further separated. Please draw your circuit and write the timing inequalities of the modified circuits after retiming.



(d) (5pts) If there is clock skew in this circuit, as shown in bellow. Please write the timing inequality for setup time and hold time at the clock frequency of 200MHz without any timing violation.



5. < Synthesis Issues > (30pts)

A. < Important files related to Design Compiler >

Please explain the meaning of the following terminologies and where to use them:

- (a) (2pts) Technology library (e.g. slow.db/fast.db)
- (b) (2pts) Standard Delay File (e.g: CHIP_syn.sdf)
- (c) (2pts) tsmc13.v
- (a) 記錄在不同操作環境下計(a)以及timing資訊。(55.ff. Cornex等) (提供給dC/故合成用)
- (b) sof 檔記錄35成3後電路的時間資訊 (delay等。) (提供給ncverilog估效模擬用) (c) tsmc13.v 為 hbrory 檔,提供后成3後的 verilog nextist m部 cell 阿賀訊 (behavior model) (")

B. < Synopsys Design Constraints File(SDC) >

Please explain the meaning of the following command and why we use them in Design Compiler:

- (a) (2pts) set_dont_touch_network [get_clocks/clk] set_ideal_network [get_ports clk] /
- (b) (2pts) set_clock_uncertainty 0.1 [get_clocks clk]
- (0) 在 CLF 宣传路符上不做任何侵化(等到 APR再做),所以也不需考量 134年977至百4 looding . 花有 set ideal notwork
- (b)在葬息以下 tree 時间能以到每個 Kegister 的時間會有些微差距。Uncertainty 為此可能時間。此指气提供計算 slack 時,用較差情於計算 skew

C. (3pts) < STA & Post-sim >

If we specify the clock to be 5.0ns during synthesis, the timing report shows that the constraints has been met. However, the gate-level simulation passed at 4.0ns with one set of test data. Is this possible? Why or why not?

有可能, critical path 阿時間小於 5 ns. 但某他路径可能不到 5 ns. 此組制資可能未終温 critical path, 所从4 (m) 作有機量 poss

D. < Area Report >

The following figure is the area report after synthesis.

Report: area
Design: ALU

Number of cells: 90
Number of references: 10

Combinational area: 1939.291626
Noncombinational area: 2049.062256
Net Interconnect area: undefined

Total cell area: 3988.353760
Total area: undefined

- (a) (2pts) It sometimes shows "undefined" in total area. Please explain it and describe how to fix it.
- (b) Followed by part(a),
 - (2pts) In cell-based IC design flow, we will focus on total cell area instead of total area, please explain why.
 - II. (4pts) The total cell area will be underestimated in this situation. Please briefly explain why.
- (c) (3pts) With the same RTL code, if we reduce the clock cycle, what part in the report will increase? Please briefly explain why.
- (a) undefined 目為合成時末提供 wire load model 資訊,故無沒得知nd area

 = 4ct wire load model 即可解決
- (b) 因為6成時,每個 rell 的童游位置重求確定,所以養酵品片上耐酸綠 馬鹿不確定, 数不考慮 ret 研 area
- (11) 国高本致是证证 load model, 长衣莳萝以为解码 delay =0, 图比可以 計算的時間上升。 tool 雇用小一器研 cell 朱云成
- (c) Combinational alea 僧上井, 国数部等時間發生, 需要用面積 較大所(d) 來導等增加速度

E. < External IP issue >

If there's a memory module in DUT, and we generate several files from Memory Generator. Such as rom_1024x4_t13_slow_syn.db, rom_1024x4_t13.v.

(a) (2pts) Please explain what's the purpose of these files and what will happen if we don't have these files.

関 stondard cell 類似, db 檔卷 technology file, 市、V 擋射卷 Verilog 檔 技核模様時使用、苦辣り db 則 不知 直不用 operating—Condition下列資訊。 若り 3、V 檔、gode-level Simulation 時智 無法模様 Nice!


(b) (2pts) Please modify Design Compiler setting file .synopsys_dc.setup as shown below. (JUST NEED TO POINT OUT WHERE TO MODIFY)

(c) (2pts) Should we synthesis rom_1024x4_t13.v with DUT.v ? Please explain why.

不用、以檔內部為用來提供模據時間資訊、更完成時無關。 memory layout 檔巴有 鐵链


6. < Timing Analysis > (10pts)

Calculate the arrival time, required time, and slack at each gate output, and find a critical path from primary input to primary output. Assume the delays of NAND gates and NOR gates are 4ns and 3ns, respectively. The arrival time at primary inputs is 0ns and the required time at primary outputs is 14ns.



X1: Arrival _	0	; Required _	2	_; Slack _	2		
X2: Arrival		; Required _		_; Slack _	-1		
X3: Arrival		_; Required _	-1	_; Slack _	-1		
Y1: Arrival		_; Required _	2	_; Slack _			
Y2: Arrival _		_; Required _	6	_; Slack _			
Y3: Arrival _		_; Required _	/6	; Slack _			
Y4: Arrival		; Required_	(0	; Slack _			
71. Arrival	14	: Required	14	; Slack _	0		
72. Arrival	15	; Required_	14	; Slack _			
Z2: Arrival 15 ; Required 14 ; Slack -1 Critical path: 15 ; Required 14 ; Slack -1							


- 7. < Design for Testability > (15pts)
- (a) (5pts) Given one OR gate for your reference below. Answer the following questions.




Complete the single stuck-at-fault (SSF) table of two-input OR gate below for the output value with SSF. By signal/logic_value we mean single stuck-at-logic_value fault on signal, e.g. A/O means stuck-at-0 fault on signal A. Please also mark the output value at Y differing from fault free one with "*" character (such as "1*").

Input		Fault-free Output	Output Value on Y with SSF					
A	В	Y	A/0	A/1	B/0	B/1	Y/0	Y/1
0	0	0	0	1*	0	1*	0	1*
0	1	1	1	1	0 *	1	0 *	1
1	0	1	0*	1	X	1	0*	1
1	1	1	1	11	1	1	0 4	1

(b) (10pts) Given the circuit below, please generate one test pattern to detect the faults given as below. You may use D-Algorithm to generate the pattern. Please write down your pattern in the form of {abc}, e.g. {01X}, where X is don't-care bit.




1. (5pts) Z s-a-1



2. (5pts) Ms-a-1

He pottern can detect

M SAL



Bonus!! < STA & Post-sim inconsistent issue > (15pts)

The following is the RTL code from testbench (tb) and Design Under Test (DUT) module. The RTL simulation with those files already passed. However, if we use the SDC (Synopsys Design Constraints) file shown below, the timing report shows that the constraints is met, but the post-sim will fail.

Testbench (tb)

```
`timescale 1ns/10ps
 'define CYCLE 2.0
 `define SDFFILE "./DUT_syn.sdf"
 `define End_CYCLE 100
 `define PAT "./pattern.dat"
 'define EXP "./golden.dat"
 module tb;
 parameter N_EXP = 10;
 parameter N_PAT = N_EXP;
integer
              i, exp_num, err;
reg
              over;
       [3:0] in_mem [0:N_PAT-1];
reg
       [3:0] exp_mem [0:N_EXP-1];
reg
              clk;
reg
reg
              rst;
reg
              in_en;
       [1:0] A, B;
reg
wire
              O_ready;
wire
      [3:0] O;
       [3:0] O_exp;
reg
DUT DUT( .clk(clk), .rst(rst), .in_en(in_en), .A(A), .B(B), .O_ready(O_ready), .O(O));
initial $sdf_annotate(`SDFFILE, DUT);
initial $readmemh('PAT, in_mem);
initial $readmemh('EXP, exp_mem);
```

```
initial begin
  clk
                = 1'b0;
  rst
               = 1'b0;
  in_en
                = 1'b0;
  exp_num
                = 0;
                = 0;
  err
  over
                = 0;
end
always #(`CYCLE/2) clk = ~clk;
// data input
initial begin
  @(negedge clk) rst = 1'b1;
  #(`CYCLE);
                 rst = 1'b0;
  @(negedge clk) i=0;
  while (i <= N_PAT) begin
     in en = 1'b1;
            = in_mem[i][3:2];
            = in_mem[i][1:0];
    i = i + 1;
     @(negedge clk);
  end
end
// result compare
always @(negedge clk) begin
  O_exp = exp_mem[exp_num];
  if(O_ready) begin
    if(O != O_exp) begin
       $display("ERROR at %5d:O %4h !=O_exp %4h " ,exp_num, O, O_exp);
       err = err + 1;
    end
    exp_num = exp_num + 1;
  if(exp_num == N_EXP) over = 1;
end
```

```
initial begin
 #('CYCLE * 'End_CYCLE);
 $display("----\n");
 \label{lem:code} $$ display("Error!!! Somethings' wrong with your code ...!\n");
 $display("-------------------------\n");
 $display("----\n");
  $finish;
end
initial begin
  @(posedge over)
  if((over) && (exp_num!='d0)) begin
    $display("----\n");
   if (err == 0) begin
     $display("All data have been generated successfully!\n");
     $display("----\n");
   end
   else begin
     $display("There are %d errors!\n", err);
     $display("----\n");
   end
  end
  #('CYCLE/2); $finish;
end
endmodule
```

```
module DUT( clk, rst, in_en, A, B, O_ready, O);
  input
                clk;
  input
                rst;
  input
                in_en;
  input [1:0] A;
  input [1:0] B;
                O_ready;
  output
  output [3:0] O;
              O_ready, O_ready_nxt;
  reg
  reg [3:0] O;
  reg [3:0] A_sqr, A_sqr_nxt;
   reg [3:0] B_sqr, B_sqr_nxt;
always@(*) begin
   A_sqr_nxt = A*A;
   B_sqr_nxt = B*B;
   if(in_en)
     O_ready_nxt = 1'b1;
   else
     O_ready_nxt = 1'b0;
     O = A_sqr + B_sqr;
 end
 always@(posedge clk or posedge rst) begin
   if(rst) begin
     A_sqr <= 2'd0;
     B_sqr <= 2'd0;
      O ready <= 1'b0;
   end
   else begin
     A sqr <= A_sqr_nxt;
     B_sqr <= B_sqr_nxt;
      O ready <= O_ready_nxt;
   end
 end
 endmodule
```

Synopsys Design Constraints (SDC)

set cycle 2.0

create_clock -name clk -period \$cycle [get_ports clk]

set_fix_hold

[get clocks clk]

set_dont_touch_network

[get_clocks clk]

set_ideal_network

[get_ports clk]

set_clock_uncertainty

0.1 [get_clocks clk]

set_clock_latency

0.5 [get_clocks clk]

set_max_fanout 6 [all_inputs]

set_operating_conditions -min_library fast -min fast -max_library slow -max slow

set_drive

1 [all_inputs]

set_load

1 [all_outputs]

set_input_delay 0.1 -clock clk [remove_from_collection [all_inputs] [get_ports clk]]

set_output_delay 0.1 -clock clk [all_outputs]

set_wire_load_model -name tsmc13_wl10 -library slow

(a) (5pts) Please explain what message might show in terminal and why?

可能智力 setup time violation, 田茂 Topar delay in Sdc = 0.1 但 th 在 negedge clk 十多、統值、運算時間可能會大馬造成 Setup time Violation

(b) (5pts) If we can modify the SDC file, please explain what's wrong in it and how to fix it.

Timput delay 設成 \$ cycle/2 要的相符的十3. Output delay "\$ cycle/2 "

(c) (5pts) If we can only modify RTL code in DUT module, please describe what's wrong and how to fix it. (YOU DON'T NEED TO WRITE MODIFIED CODE)

艺不程考度 Topad/output delay. 則 RTL 富丽明性 Toput /output port 新 十多指一個 register, 如此一本、皆有一個智慧研 cik cycle 艺以新等、不复 Travet or output delay \$ 1 9