DS941 (v1.0) November 12, 2019

**Product Specification** 

### Summary

The Zynq® UltraScale+™ MPSoC Verification Intellectual Property (VIP) supports the functional simulation of Zynq UltraScale+ MPSoC based applications. It is targeted to enable the functional verification of Programmable Logic (PL) by mimicking the Processor System (PS)-PL interfaces and OCM/DDR memories of PS logic. This VIP is delivered as a package of System Verilog modules. VIP operation is controlled by using a sequence of System Verilog tasks.

### **Features**

- Pin compatible and Verilog-based simulation model.
- Supports all AXI interfaces. AXI 4.0 compliant.
- 32, 64, and 128-bit Data-width for AXI\_HP, 128-bit for AXI\_ACP.
- Sparse memory model (for DDR) and a RAM model (for OCM).
- System Verilog task-based API.
- Delivered in Vivado® Design Suite.
- Blocking and non-blocking interrupt support.
- ID width support as per the Zynq UltraScale+ MPSoC specification.
- Support for all Zynq UltraScale+ MPSoC supported burst lengths and burst sizes.
- Support for FIXED, INCR and WRAP transaction types.
- Protocol checking provided by the AXI VIP models.
- Read/Write request capabilities.
- System Address Decode for OCM/DDR transactions.

| LogiCORE™ IP Facts Table                          |   |  |  |
|---|---|--|--|
| Core Specifics                                    |   |  |  |
| Supported<br>Device Family <sup>(1)</sup>         | Zynq® UltraScale+™ MPSoC  |  |  |
| Supported User<br>Interfaces                      | AXI4  |  |  |
| Resources   | Not Provided  |  |  |
|   | Provided with Core  |  |  |
| Design Files                                      | Not Provided  |  |  |
| Example Design                                    | System Verilog  |  |  |
| Test Bench  | N/A   |  |  |
| Constraints File                                  | N/A   |  |  |
| Simulation<br>Model                               | System Verilog  |  |  |
| Supported<br>S/W Driver <sup>(2)</sup>            | N/A   |  |  |
|   | Tested Design Flows <sup>(2)</sup>  |  |  |
| Design Entry                                      | Vivado® Design Suite  |  |  |
| Simulation  | For supported simulators, see the Xilinx Design Tools: Release Notes Guide. |  |  |
| Synthesis   | Vivado synthesis  |  |  |
| All Vivado IP<br>Change Logs                      | Master Vivado IP Change Logs: 72775   |  |  |
| Support   |   |  |  |
| Provided by Xilinx at the Xilinx Support web page |   |  |  |

#### Notes:

- 1. For a complete list of supported devices, see the Vivado IP catalog.
- 2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
- To take advantage of all the features of this IP, you need simulators that support advanced simulation capabilities.
- 4. To use the virtual part of the AXI Verification IP, the IP must be in a Verilog hierarchy.





### **Additional Features**

- System Address Decode for Register Map Read transactions (only default value of the registers can be read).
- Configurable latency for Read/Write responses.
- First-level arbitration scheme based on the priority indicated by the AXI QoS signals.
- Datapath connectivity between any AXI master in PL and the PS memories and register map.
- Parameters to enable and configure AXI Master and Slave ports.
- APIs to set the traffic profile and latencies for different AXI Master and Slave ports.
- Support for FPGA logic clock generation and Soft Reset Control for the PL.
- API support to pre-load the memories, read/wait for the interrupts from PL, and checks for certain data pattern to be updated at certain memory location.
- All unused interface signals that output to the PL are tied to a valid value.
- Semantic checks on all other unused interface signals.

An example design that demonstrates the usage of this VIP is available for reference.

### Limitations

The following features are not supported by Zynq UltraScale+ MPSoC VIP:

- Exclusive Access transfers are not supported on any of the slave ports.
- Read/Write data interleaving is not supported.
- Write access to the Register Map is not supported.
- Support for in-order transactions only.
- Simulation of AXI ACE port is not supported.
- Post-synthesis simulation is not supported.

## **Applications**

The Zynq UltraScale+ MPSoC VIP is used to provide a simulation environment for the Zynq UltraScale+ MPSoC PS logic, typically replacing the processing\_system8 block in a design. The Zynq UltraScale+ MPSoC VIP models the following:

- Transactions originating from PS masters through the AXI VIP master API calls.
- Transactions terminating through the PS slaves to models of the OCM and DDR memories.
- Interconnect models, reset, and clocking support.
- Input interrupts to the PS from PL.
- PS register map.





## **Functional Description**

Zynq UltraScale+ MPSoC VIP consists of four main layers. Figure 1 shows the Zynq UltraScale+ MPSoC VIP architecture.




Figure 1: Zynq UltraScale+ MPSoC VIP Architecture

#### Configuration

Configuration is implemented using System Verilog parameters and is used to configure the Zynq UltraScale+ MPSoC VIP. Some configuration must be implemented using configuration APIs.

#### Task and Function APIs

System Verilog tasks and functions that help to set:

- Datapath between processing system (PS) and programmable logic (PL) in memory mapped interfaces.
- Control path between PS and PL in register interface.
- Configure the traffic profiles for each ports.

#### VIP Logic


VIP logic has the PS-PL interface with supporting functionality that contains the AXI interfaces, sparse memory implementation, and the interconnect (arbiter) model as shown in Figure 2.

#### Signal Interface

The signal interface includes the typical System Verilog input and output ports and associated signals.



Figure 2 shows the detailed architecture for the VIP logic.



X19571-081417

Figure 2: Architecture Details

Figure 3 shows the Zynq UltraScale+ MPSoC VIP test bench.




Figure 3: Zynq UltraScale+ MPSoC VIP test bench

Send Feedback



## Using Zynq UltraScale+ MPSoC Verification IP

This section details the configuration parameters and the APIs necessary for using the Zynq UltraScale+ MPSoC VIP. It also explains how to run the sample System Verilog tests.

The interface models in the Zynq UltraScale+ MPSoC VIP are based on the AXI VIP LogiCORE™ IP module, which is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the Xilinx End User License.

# **Application Programming Interfaces**

The application programming interfaces (APIs) specified in Table 1 can be used to configure the VIP and develop a test program. The order of inputs and outputs for a given API must be configured with inputs followed by outputs in the same order. The following APIs can be used only after releasing RESET to the VIP.

Table 1: Zynq UltraScale+ VIP APIs

| APIs   | Inputs   | Outputs |
|--|--|---------|
| set_debug_level_info When set to value '1', debug level info for Zynq UltraScale+ MPSoC VIP is reported, else no info is reported. The default value is 1. | <b>LEVEL</b> : A bit input for the info level.   | None    |
| set_verbosity When set to default value '32'd400', debug level info from Xil VIP is reported, else no info is reported.                                    | VERBOSITY:<br>32'd0: None<br>32'd400: Full   |         |
| set_arqos Set the ARQOS value to be used by slave ports for first level arbitration scheme.  | Name: S_ AXI_HPC0_FPD, S_AXI_HPC1_FPD, S_ AXI_HP0_FPD, S_AXI_HP1_FPD, S_ AXI_HP2_FPD, S_ AXI_HP3_FPD, S_ AXI_HPM0_LPD, S_AXI_ACP, S_AXI_ACE or ALL [3:0] val: ARQoS value. | None    |
| set_awqos Set the AWQOS value to be used by slave ports for first level arbitration scheme.  | Name: S_ AXI_HPC0_FPD, S_AXI_HPC1_FPD, S_ AXI_HP0_FPD, S_AXI_HP1_FPD, S_ AXI_HP2_FPD, S_ AXI_HP3_FPD, S_ AXI_HPM0_LPD, S_AXI_ACP, S_AXI_ACE or ALL [3:0] val: AWQoS value. | None    |



Table 1: Zynq UltraScale+ VIP APIs (Cont'd)

| APIs  | Inputs  | Outputs   |
|---|---|---|
| fpga_soft_reset Issue/Generate soft reset for PL.   | [3:0] reset_ctrl : 4-bit input indicating the reset o/p to be asserted for PL. (Details same as FPGA_RST_CTRL register defined in PS)   | None  |
| por_srstb_reset Soft reset for VIP. It is a mandatory reset. See por_srstb_reset API for more information.  | por_reset_ctrl: 1-bit input reset to VIP.   | None  |
| pre_load_mem_from_file Preload DDR/OCM with data from a file. Based on the address specified, the data is loaded in DDR/OCM.  DDR: Address must be 32-bit aligned.  OCM: Address must be 32-bit aligned.  | [2047:0] file_name: File name (max. 256 characters) [31:0] start_addr: Start Address from where DDR/OCM should be initialized with data from the file. Num lines: Number of lines (each row should match 32 bits)                   | None  |
| pre_load_mem Preload DDR/OCM with random_data/all_zeros/all_ones. Based on the address specified, the data is loaded in DDR/OCM. DDR: Address must be 32-bit aligned. OCM: Address must be 32-bit aligned.  | [1:0] data_type: Random, zeros or ones. 00 - Random 01- Zeros, 10 - Ones, 11 - Random [31:0] start_addr: Start Address from where DDR should be initialized with data from the file. no_of_bytes: Number of data bytes to be loaded | None  |
| read_interrupt Use this API to poll the interrupt status at any given time. This is a non-blocking task to poll the interrupt status and returns immediately with current state of up to four interrupt lines.  | None  | [15:0] irq_status:<br>Interrupts generated<br>by PL.    |
| wait_interrupt Use this API to wait for any of the interrupt to occur. This is a blocking task to wait for an interrupt to occur and returns immediately with any of the four interrupt lines asserts.  | [3:0] irq: Interrupt line number  | [15:0] irq_status:<br>Interrupts generated<br>by PL.    |
| wait_mem_update Use this API to poll for a specific location. This is a blocking task to poll for a write to a specific location. Data written can either match a specific value or a new value. If the value does not match the expected data pattern, then a fatal error is issued and the simulation halts. Only one instance of this API is used at a time. | [31:0] addr: 32-bit address<br>(DDR/OCM)<br>[31:0] data_i: expected data<br>pattern   | [31:0] data_o: data value that is updated in the memory |



Table 1: Zynq UltraScale+ VIP APIs (Cont'd)

| APIs  | Inputs  | Outputs  |
|---|---|--|
| write_from_file Initiate an AXI write transaction on the master port. The write data is used from the file. Burst type used is INCR. This is a blocking task and returns only after the completion of AXI WRITE transaction. Address must be 32-bit aligned.  | [1023:0] file_name: File name that stores the write data. [31:0] addr: Write address Num lines: Number of lines (each row should match 32 bits) | RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR]  |
| read_to_file Initiate an AXI read transaction on the master port. The read data is written to the file. INCR is used as Burst type. This is a blocking task and returns only after the completion of AXI READ transaction.  Address has to be 32-bit aligned.   | [1023:0] file_name: File name that stores the read data. [31:0] addr: Read address Num lines: Number of lines (each row should match 32 bits)   | RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR]  |
| write_data Initiate an AXI write transaction on the master port. This task should be used when the transfer size is less or equal to 128 bytes and the write data is provided as an argument to the task call. Burst type used is INCR. This will be a blocking task and will return only after the complete AXI WRITE transaction is done. | [31:0] addr: Write address (aligned address) [7:0] wr_size: Number of data bytes to be written [1023:0] wr_data: write data (max. 128 bytes).   | RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR] To use the write_data API, the address should be aligned. For an address that is not aligned, use the write_burst_strb API.                                    |
| read_data Initiate an AXI read transaction on the master port. This task should be used when the transfer size is less or equal to 128 bytes and the read data is returned as an output to the task call. Burst type used is INCR. This will be a blocking task and will return only after the complete AXI READ transaction is done.       | [31:0] addr: Read address (aligned address) [7:0] rd_size: Number of data bytes to be read  | DATA: Valid data transferred by the Slave RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR] To use the read_data API, the address should be aligned. For an address that is not aligned, use the read_burst API. |



Table 1: Zynq UltraScale+ VIP APIs (Cont'd)

| APIs   | Inputs   | Outputs   |
|--|--|---|
| write_burst Initiate a single AXI write burst transaction on the master port. This calls the AXI VIP API. This task returns when the complete write transaction is complete.   | ADDR: Write Address (aligned address) LEN: Burst Length SIZE: Burst Size BURST: Burst Type LOCK: Lock Type CACHE: Cache Type PROT: Protection Type DATA: Data to send DATASIZE: The size in bytes of the valid data contained in the input data vector (maximum - 256 bytes)   | RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR] |
| write_burst_concurrent Initiate a single AXI write burst transaction on the master port. This is hook to call the AXI VIP API. This task performs write phase and address phases concurrently and returns when the complete write transaction is complete. | ADDR: Write Address (aligned address)  LEN: Burst Length  SIZE: Burst Size  BURST: Burst Type  LOCK: Lock Type  CACHE: Cache Type  PROT: Protection Type  DATA: Data to send  DATASIZE: The size in bytes of the valid data contained in the input data vector (maximum - 256 bytes).                                      | RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR] |
| write_burst_strb Initiate a single AXI write burst transaction on the master port with strobe control. This is hook to call the AXI VIP API. This task returns when the complete write transaction is complete.  | ADDR: Write Address LEN: Burst Length SIZE: Burst Size BURST: Burst Type LOCK: Lock Type CACHE: Cache Type PROT: Protection Type DATA: Data to send STRB_EN: 1 to enable 0 to disable STRB: Strobe of Data to Send DATASIZE: The size in bytes of the valid data contained in the input data vector (maximum - 256 bytes). | RESPONSE: The slave write response from the following: [OKAY, EXOKAY, SLVERR, DECERR] |



Table 1: Zynq UltraScale+ VIP APIs (Cont'd)

| APIs  | Inputs   | Outputs   |
|---|--|---|
| read_burst Initiate a single AXI Read burst transaction on the master port. This is hook to call the AXI VIP API. This task returns when the complete read Transaction is complete.   | ADDR: Read Address (aligned address) LEN: Burst Length SIZE: Burst Size BURST: Burst Type LOCK: Lock Type CACHE: Cache Type PROT: Protection Type  | DATA: Valid data<br>transferred by the<br>slave<br>RESPONSE: This is a<br>vector that is created<br>by concatenating all<br>slave read responses<br>together (maximum -<br>256 bytes) |
| <b>read_register_map</b> Read a chunk of registers. 32 registers can be read at a time using this API.  | [31:0] addr: Starting Register address size: Number of registers to be read.   | <b>DATA</b> : Valid register read data  |
| <b>read_register</b> Read Register.   | [31:0] addr: Register address  | <b>DATA</b> : Valid register read data  |
| set_slave_profile Set the Slave Profile for each slave port. The latency to be used on all slave ports is set using this API.   | Name: S_ AXI_HPC0_FPD, S_AXI_HPC1_FPD, S_ AXI_HP0_FPD, S_AXI_HP1_FPD, S_ AXI_HP2_FPD, S_ AXI_HP3_FPD, S_ AXI_HPM0_LPD, S_AXI_ACP, S_AXI_ACE or ALL  [1:0] latency(1)(2): latency type 00: Best case 01: Average case 10: Worst case 11: Random   | None  |
| wait_reg_update Use this API to wait for a particular register in PL to be updated with a specific pattern. Zynq UltraScale+ PS VIP will issue a continuous AXI Read command with the specified address until the read data matches the expected data pattern. User decides the time interval between the reads. This will be a blocking task and will return only when the read data matches the expected data pattern or timeout.  Use only one API instance per master port at a time. | [31:0] addr: Register address [31:0] data_i: expected data pattern. [31:0] mask_i: Mask indicating the bits that are masked (1-indicates bit is masked from read/write).  time_interval: number of clock cycles to wait in between reads.  time_out: number of clock cycles to wait for the register update. | [31:0] data_o: data value that is updated in the register.  |
| peek_mem_to_file() Back door read to file from the DDR/OCM memory. Based on the address specified, the data is read from DDR/OCM. The read data is written to a file.  o DDR: Address must be 32-bit aligned. o OCM: Address must be 32-bit aligned.  | [1023:0] file_name: File name (max. 128 characters; Read data is written to this file). [31:0] start_addr: Start Address to read the data from. no_of_bytes: Number of data bytes to be read.  | None  |



Table 1: Zynq UltraScale + VIP APIs (Cont'd)

| APIs  | Inputs   | Outputs             |
|---|--|---------------------|
| write_mem()   | [1023:0] data: Write data to                             | None                |
| Back door write to the DDR/OCM memory.                          | be written to memory.                                    |                     |
| Based on the address specified, the data is written to DDR/OCM. | [31:0] start_addr: Start Address to write the data from. |                     |
| o DDR: Address must be 32-bit aligned.                          | no_of_bytes: Number of data                              |                     |
| o OCM: Address must be 32-bit aligned.                          | bytes to be write (max. 128 bytes).                      |                     |
| read_mem()  | [31:0] start_addr: Start                                 | [1023:0] data: read |
| Back door read from the DDR/OCM memory.                         | Address to read the data from.                           | data from memory.   |
| Based on the address specified, the data is read from DDR/OCM.  | <b>no_of_bytes</b> : Number of data bytes to be read.    |                     |
| o DDR: Address must be 32-bit aligned.                          |  |                     |
| o OCM: Address must be 32-bit aligned.                          |  |                     |

#### **Notes:**

- 1. **Latency Parameters for ACP**: acp\_wr\_min = 21; acp\_wr\_avg = 16; acp\_wr\_max = 27; acp\_rd\_min = 34; acp\_rd\_avg = 125; acp\_rd\_max = 130:
- 2. **Latency Parameters for HP**: hp\_wr\_min = 21; hp\_wr\_avg = 16; hp\_wr\_max = 46; hp\_rd\_min = 38; hp\_rd\_avg = 125; hp\_rd\_max = 130;
- 3. Use the following address range for DDR: 0000\_0000 to 3FFF\_FFFF

#### por\_srstb\_reset API

This API must be run before any api call or before starting any write/read.

#### Example:

```
mpsoc_tb.mpsoc_sys.design_l_i.zynq_ultra_ps_e_0.inst.por_srstb_reset(1'b1);
#200;
mpsoc_tb.mpsoc_sys.design_l_i.zynq_ultra_ps_e_0.inst.por_srstb_reset(1'b0);
mpsoc_tb.mpsoc_sys.design_l_i.zynq_ultra_ps_e_0.inst.fpga_soft_reset(4'hF);
#400;
//minimum 16 clock pulse width delay
mpsoc_tb.mpsoc_sys.design_l_i.zynq_ultra_ps_e_0.inst.por_srstb_reset(1'b1);
mpsoc_tb.mpsoc_sys.design_l_i.zynq_ultra_ps_e_0.inst.fpga_soft_reset(4'h0);
```

### Integrating Zynq UltraScale+ VIP

The Zynq UltraScale+ MPSoC VIP will automatically be delivered as part of the Zynq Processing System block simulation source.

### **Configuration Options**

Table 2 shows the configuration options that are passed from the Zynq UltraScale+ MPSoC Processing Configuration Wizard to the VIP through System Verilog parameters.

Table 2: Configuration Options Using System Verilog Parameters

| VIP Parameter    | Default Value | Description                          |
|------------------|---------------|--------------------------------------|
| C_FCLK_CLK0_FREQ | 50            | PL Clock Frequency in MHz for FCLK0. |
| C_FCLK_CLK1_FREQ | 50            | PL Clock Frequency in MHz for FCLK1. |
| C_FCLK_CLK2_FREQ | 50            | PL Clock Frequency in MHz for FCLK2. |





Table 2: Configuration Options Using System Verilog Parameters (Cont'd)

| VIP Parameter     | Default Value | Description  |
|-------------------|---------------|--|
| C_FCLK_CLK3_FREQ  | 50            | PL Clock Frequency in MHz for FCLK3.                     |
| C_USE_M_AXI_HP0   | 0             | When set to '1', enables the M_AXI_HPM0_FPD              |
| C LICE M AVI LID1 |               | master port.   |
| C_USE_M_AXI_HP1   | 0             | When set to '1', enables the M_AXI_HPM1_FPD master port. |
| C_USE_M_AXI_HP2   | 0             | When set to '1', enables the M_AXI_HPM0_LPD master port. |
| C LICE C AVI LIDO |               | Miles and the 111 and blood by C. AVI. LIDGO FDD Class   |
| C_USE_S_AXI_HP0   | 0             | When set to '1', enables the S_AXI_HPC0_FPD Slave port.  |
| C_USE_S_AXI_HP1   | 0             | When set to '1', enables the S_AXI_HPC1_FPD Slave port.  |
| C_USE_S_AXI_HP2   | 0             | When set to '1', enables the S_AXI_HP0_FPD Slave port.   |
| C_USE_S_AXI_HP3   | 0             | When set to '1', enables the S_AXI_HP1_FPD Slave port.   |
| C_USE_S_AXI_HP4   | 0             | When set to '1', enables the S_AXI_HP2_FPD Slave port.   |
| C_USE_S_AXI_HP5   | 0             | When set to '1', enables the S_AXI_HP3_FPD Slave port.   |
| C_USE_S_AXI_HP6   | 0             | When set to '1', enables the S_AXI_HPM0_LPD Slave port.  |
| C_USE_S_AXI_ACP   | 0             | When set to '1', enables the S_AXI_ACP Slave port.       |
| C_USE_S_AXI_ACE   | 0             | When set to '1', enables the S_AXI_ACE Slave port.       |

## **Example Design**

An example design and test bench is provided as part of the Zynq UltraScale+ MPSoC example project in Vivado Design Suite.

# **Licensing and Ordering Information**

The Zynq UltraScale+ Verification IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the Xilinx End User License. Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.



## **Technical Support**

Xilinx provides technical support at the Xilinx Support web page for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

## **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado<sup>®</sup> IDE, select **Help > Documentation and Tutorials**.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

**Note:** For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.

### References

- 1. Zyng UltraScale+ MPSoC Technical Reference Manual (UG1085)
- 2. Xilinx AXI Reference Guide (UG761)
- 3. AXI Verification IP Product Guide (PG267)
- 4. LogiCORE IP AXI Interconnect Product Guide (PG059)
- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 6. Vivado Design Suite User Guide: Designing with IP (UG896)
- 7. Vivado Design Suite User Guide: Getting Started (UG910)
- 8. Vivado Design Suite User Guide: Logic Simulation (UG900)





- 9. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 10. Vivado Design Suite User Guide: Implementation (UG904)
- 11. Zyng UltraScale+ MPSoC Register Reference (UG1087)

### **Revision History**

The following table shows the revision history for this document:

| Date       | Version | Description  |
|------------|---------|--|
| 11/12/2019 | 1.0     | Updated the Zynq UltraScale+ VIP APIs table to change the width of the pre_load_mem_from_file API from 1024 to 2048. |
| 05/22/2019 | 1.0     | Updated the input/output requirements for write_from_file and read_to_file APIs                                      |
| 06/30/2018 | 1.0     | Updated the input/output requirements for read_interrupt and wait_interrupt APIs                                     |
| 12/20/2017 | 1.0     | Initial Xilinx release.  |

### **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2017-2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.