

## 699 Processor May Generate Illegal Access in VMLOAD or VMSAVE Instruction

---

### Description

The processor may generate a speculative access during execution of a VMLOAD or VMSAVE instruction. The memory type used for this access is defaulted to WB DRAM memory type, however the address used may not be a valid DRAM address or it may be an address that is not specified as cacheable in the memory type (i.e., the actual memory type is UC or WC).

### Potential Effect on System

When the address is not a valid DRAM address, the processor may recognize a northbridge machine check exception for a link protocol error. This machine check exception causes a sync flood and system reset under AMD recommended BIOS settings. The machine check has the following signature:

- The MC4\_STAT register (MSR0000\_0411) is equal to BA000020\_000B0C0F. Bit 62 (error overflow) or bit 59 (miscellaneous valid) of MC4\_STAT may or may not be set.
- Bits 5:1 of the MC4\_ADDR register (MSR0000\_0412) is equal to 01001b, indicating that a coherent-only packet was issued to a non-coherent link.

When the address is actually a non-cacheable memory type, the processor may incorrectly cache the data, resulting in unpredictable system behavior.

AMD has only observed a northbridge link protocol error machine check. The incorrect caching of an uncacheable memory region has not been observed by AMD.

### Suggested Workaround

Contact your AMD representative for information on a BIOS update.

### Fix Planned

No fix planned