iMX6 Rex Module

Variant: Variant name not interpreted

24. 5. 2013 V1I1

PRELIMINARY


Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	CPU - POWER	21		31	
2	BLOCK DIAGRAM	12	CPU - UNUSED	22		32	
3	CONNECTORS	13	ETHERNET PHY	23		33	
4	CPU - DDR3, DDR3 MEM	14	SPI FLASH, LEDS	24		34	
5	CPU - SATA, PCIe	15	PWR 3V3, 1V375	25		35	
6	CPU - HDMI, LVDS	16	PWR 2V5, 1V5	26		36	
7	CPU - USB, ETHERNET	17	MECH	27		37	
8	CPU - SPI, I2C, SD, MMC	18	POWER SEQUENCING	28		38	
9	CPU - UART, AUDIO	19	DOC REVISION HISTORY	29		39	
10	CPU - JTAG, CONTROL	20		30		40	


DESIGN CONSIDERATIONS

DESIGN NOTE: Example text for informational design notes .

DESIGN NOTE: Example text for cautionary design notes. DESIGN NOTE: Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.









Hardware design courses http://www.fedevel.com/academy/

(c) 2013 FE	DEVEL www.fedevel.com	CONFIDENTAL. Do not distribute.			
Title: iMX6 Rex Module		Variant: Variant name not interpreted			
Page Contents: [01] - COVER PAGE.SchDe			Checked by		
Size:	DWG NO		Revision: V1I1		
Date:	24. 5. 2013	Sheet 1	of 20		

1 2 3 4 5 6 7 8



CONNECTORS






FEDEVEL Hardware design courses http://www.fedevel.com/academy/


Title:	iMX6 Rex Module	Variant: Variant name not interpreted				
Page Contents:	[03] - CONNECTORS.SchDoc	Checked by				
Size:	DWG NO	Revision: V1I1				
Date:	24. 5. 2013	Sheet 3 of 20				

CPU - DDR3, DDR3 MEM Clock terminators: Place at end of route at each DDR pa AE90 Y100 PRAM DQM2 Y100 PRAM D24 AE110 PRAM D25 AE110 PRAM D26 AE110 PRAM D27 AC90 PRAM D29 PRAM D29 PRAM D29 PRAM D31 PRAM D31 PRAM D30 AAI7, AAI8 DRAM_D32 ACI8 DRAM_D33 ACI8 DRAM_D34 ACI8 DRAM_D34 ACI8 DRAM_D36 ACI8 DRAM_D36 ACI8 DRAM_D36 ACI8 DRAM_D38 ACI8 DRAM_D394 ACI8 DRAM_D0M4 AL4 VII VII AMA VIS DRAM II DRAM II DRAM II DRAM II Z DR iOTE: resistor RX3 is added to trace SDCKE0 in Rev B4 by soldering to an exi Change will be made permanent in layout with the Rev C board. FEDEVEL DESIGN NOTE: Using bit swapping for DATA bus to allow easy pcb routing. Hardware design courses Sheet 4 of 20

CPU - SATA, PCIe




SATA




FEDEVEL
Academy Program
http://www.fedevel.com/academy/

(c) 2013 FI	EDEVEL www.fedevel.com	CONFIDENTAL. Do not distribute. Variant: Variant name not interpreted			
Title:	iMX6 Rex Module				
Page Contents:	[05] - CPU - PCIE, SATA.SchDoc	Checked by			
Size:	DWG NO		Revision: V1I1		
Date:	24. 5. 2013	Sheet 5 of	20		

CPU - HDMI, LVDS









Hardware design courses

Title:	iMX6 Rex Module	Variant: Variant name not interpreted			
Page Contents:	[06] - CPU - HDMI, LVDS.SchDoc	Ch	ecked by		
Size:	DWG NO		Revision: V1I1		
Date:	24. 5. 2013	Sheet 6 of	20		

CPU - USB, ETHERNET










CPU - SPI, I2C, SD, MMC

SD-CARD



MMC-CARD






FEDEVEL


Hardware design courses

(c) 2013 FE	(c) 2013 FEDEVEL www.fedevel.com			CONFIDENTAL. Do not distribute.			
Title:	iM		/ariant: Variant nar	ne not	tinter	preted	
Page Contents:	Page Contents: [08] - CPU - SPI, I2C, SD, MMC.SchDoc Che			ecked by			
Size:		DWG NO				Revision: V1I1	
Date:		24. 5. 2013	Sheet	8	of	20	


CPU - UART, AUDIO


UART












CPU - UNUSED PINS








Hardware design courses http://www.fedevel.com/academy/

(c) 2013 FE	EDEVEL www.fedevel.com	CONFIDENTAL. Do not distribute.			
Title:	iMX6 Rex Module	Variant: Variant name not interpreted			
Page Contents: [12] - CPU - UNUSED.SchDoc		Checked by			
Size:	DWG NO		Revision: V1I1		
Date:	24. 5. 2013	Sheet 12 of	20		

ETHERNET PHY










FEDEVEL
Academy Program
Hardware design courses
http://www.fedevel.com/academy/

Fittle:	iMX6 Rex Module	Variant: Variant name not interpreted			
Page Contents:	[13] - ETHERNET PHY.SchDoc	Ch	ecked by		
Size:	DWG NO		Revision: V1I1		
Date:	24. 5. 2013	Sheet 13 of	20		


SPI FLASH, LED


SPI NOR FLASH



POWER LED

USER DEFINED LED









Hardware design courses http://www.fedevel.com/academy/

(c) 2013 FE	EDEVEL www.fedevel.com	CONFIDENTAL. Do not distribute.				
Title:	Title: iMX6 Rex Module Page Contents: [14] - SPI FLASH, LEDS.SchDoc		Variant: Variant name not interpreted			
Page Contents:			ecked by			
Size:	DWG NO		Revision: V1I1			
Date:	24. 5. 2013	Sheet 14 of	20			

POWER +3.3V, +1.375V CON DESIGN NOTE: +1.375V / max 5A (Required 4.25A) ENABLE +5V_LDO and then +3.3V R120 Ak7 +VREF1_2V_1V375 DESIGN NOTE: +3.3V / max 500mA (Required 10mA) FEDEVEL Academy Program Hardware design courses (c) 2013 FEDEVEL www.fedevel.com iMX6 Rex Module [15] - PWR 3V3, 1V375.SchDoc Sheet 15 of 20





CPU - POWER SEQUENCING

