

iMX6 Rex Module

Variant: Variant name not interpreted

20. 5. 2013

V1I1

PRELIMINARY

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	CPU - POWER	21	31
2	BLOCK DIAGRAM	12	CPU - UNUSED	22	32
3	CONNECTORS	13	ETHERNET PHY	23	33
4	CPU - DDR3, DDR3 MEM	14	SPI FLASH, LEDS	24	34
5	CPU - SATA, PCIe	15	PWR 3V3, 1V375	25	35
6	CPU - HDMI, LVDS	16	PWR 2V5, 1V5	26	36
7	CPU - USB, ETHERNET	17	MECH	27	37
8	CPU - SPI, I2C, SD, MMC	18	POWER SEQUENCING	28	38
9	CPU - UART, AUDIO	19	DOC REVISION HISTORY	29	39
10	CPU - JTAG, CONTROL	20	30	40

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes .

DESIGN NOTE:
Example text for critical
design notes.

DESIGN NOTE:
Example text for cautionary
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.

iMX6 Rex Module

(Block Diagram)

Input Voltage: 5~24V (DC)

POWERS

Page 15

PMIC 1

Page 15

PMIC 2

Page 16

PMIC 3

Pages 4 - 12

Page 13

ETHERNET PHY

(10/100/1000 Mbps)

Page 3

BOARD CONNECTOR 1

Page 4

DDR3 MEMORIES

(DDR3-1066 / Up to 4GB)

DDR3

Page 14

SPI FLASH

(Up to 32MB)

SPI1

CPU
(Freescale iMX6)


Page 3

BOARD CONNECTOR 2
(Optional)



USER LED

(ORANGE)



POWER LED

(GREEN)

RGMII

Ethernet PHY, LEDs

1x HDMI

1x SD card (SD3)

1x SPI2

1x USB OTG

1x UART1

1x I2C4

ON/OFF, RESET IN, RESET OUT

Digital audio

1x LVDS0

1x MMC card (SD2)

1x SATA

1x PCIE

1x USB HOST

1x UART2

JTAG




Hardware design courses
<http://www.fedevel.com/academy/>


(c) 2013 FEDEVEL www.fedevel.com			FREE for non-commercial use Contact FEDEVEL for commercial use		
Title: iMX6 Rex Module			Variant: Variant name not interpreted		
Page Contents: [02] - BLOCK DIAGRAM.SchDoc			Checked by		
Size:	DWG NO				Revision: V111
Date:	20. 5. 2013		Sheet	2 of 20	

CONNECTORS

DESIGN NOTE:
Input voltage range (VIN) is: from +6 to +24V (DC)



DESIGN NOTE:
I2C1 is used with AUDIO



DESIGN NOTE:
I2C3 is used with LVDS


DESIGN NOTE:
Connector:
1.0A per contact, 7.8A per ground plane

DESIGN NOTE:
3V3 output. Max. 2A (Can be used on Base board)


DESIGN NOTE:
If required, use Pin 49 on Connector 1 for Ethernet Tap Voltage.

DESIGN NOTE:
J2 Pin 22 is free for future use


CPU - DDR3, DDR3 MEM



PCIe




HDMI




CPU - USB, ETHERNET

ETHERNET



USB



A




C




CPU - UART, AUDIO


UART




AUDIO



CONTROL



JTAG



CPU - POWER

DESIGN NOTE:
The VDDARM_CAP and VDDARM23_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 DualLite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM_CAP should be split from VDDARM23_CAP and the VDDARM23_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a Zero Ohm resistor between the VDDARM_CAP and VDDARM23_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and DualLite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo processors.

LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM23_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50%, compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.

DESIGN NOTE:
Diode D10 is required to correct a problem on a small number of i.MX6 DualLite parts in which VDDSNVS does not come up when VDDHIGH_IN is applied. A similar problem was corrected on i.MX6Q T01.2 processors. The diode is left populated for similarity across the Smart Device family of boards.

MX6 power domains under-BGA decoupling (belongs to CPU pins on page 4)

DESIGN NOTE:
Place close to NVCC_ENET pin

DESIGN NOTE:
Place close to NVCC_GPIO pin

A

B

C


R

A




SPI FLASH, LED


SPI NOR FLASH




POWER LED



USER DEFINED LED



MECHANICAL



PCB1

PCB

iMX6 Rex V111 PCB

FIRMWARE FOR U10

**FIRMWARE
uBOOT**

iMX6_REX_uBOOT 1.0



Hardware design courses
<http://www.fedével.com/academy/>

(c) 2013 FEDEVEL www.fedével.com		CONFIDENTIAL. Do not distribute.	
Title: iMX6 Rex Module		Variant: Variant name not interpreted	
Page Contents: [17] - MECH.SchDoc		Checked by	
Size:	DWG NO		Revision: V111
Date:	20. 5. 2013		Sheet 17 of 20

A



DOC: REVISION HISTORY


CLOCKS (CPU & PCIE)




FEDEVEL
Academy Program

Hardware design courses
<http://www.fedevel.com/academy/>


[01] - COVER PAGE.SchDoc
[01] - COVER PAGE.SchDoc




[02] - BLOCK DIAGRAM.SchDoc
[02] - BLOCK DIAGRAM.SchDoc




[03] - CONNECTORS.SchDoc
[03] - CONNECTORS.SchDoc




[04] - CPU - DDR3, DDR3 MEM.SchDoc
[04] - CPU - DDR3, DDR3 MEM.SchDoc




[05] - CPU - PCIE, SATA.SchDoc
[05] - CPU - PCIE, SATA.SchDoc




[06] - CPU - HDMI, LVDS.SchDoc
[06] - CPU - HDMI, LVDS.SchDoc




[07] - CPU - USB, ETHERNET.SchDoc
[07] - CPU - USB, ETHERNET.SchDoc




[08] - CPU - SPI, I2C, SD, MMC.SchDoc
[08] - CPU - SPI, I2C, SD, MMC.SchDoc




[09] - CPU - UART, AUDIO.SchDoc
[09] - CPU - UART, AUDIO.SchDoc




[10] - CPU - JTAG, CONTROL.SchDoc
[10] - CPU - JTAG, CONTROL.SchDoc




[11] - CPU - POWER.SchDoc
[11] - CPU - POWER.SchDoc




[12] - CPU - UNUSED.SchDoc
[12] - CPU - UNUSED.SchDoc




[13] - ETHERNET PHY.SchDoc
[13] - ETHERNET PHY.SchDoc




[14] - SPI FLASH, LEDS.SchDoc
[14] - SPI FLASH, LEDS.SchDoc




[15] - PWR 3V3, 1V375.SchDoc
[15] - PWR 3V3, 1V375.SchDoc




[16] - PWR 2V5, 1V5.SchDoc
[16] - PWR 2V5, 1V5.SchDoc




[17] - MECH.SchDoc
[17] - MECH.SchDoc



[18] - POWER SEQUENCING.SchDoc
[18] - POWER SEQUENCING.SchDoc



[19] - DOC REVISION HISTORY.SchDoc
[19] - DOC REVISION HISTORY.SchDoc



TEMPLATE NOTES

Set Project Parameters

- 1) Go to Project -> Project Options -> Parameters
- 2) Set Company, Project and VersionRevision

Mark Not Fitted Components as

NF

Net Class Example



Differential signal example

TITLE Examples (You can change the color to reflect your company color)

PAGE TITLE

Peripheral / Group of component title

Smaller Ttitle

Schematic Status Explanation

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.



Hardware design courses
<http://www.fedevel.com/academy/>

(c) 2013 FEDEVEL www.fedevel.com			CONFIDENTIAL. Do not distribute.		
Title:		iMX6 Rex Module		Variant: Variant name not interpreted	
Page Contents:		iMX6 Rex_V111 Project.SchDoc			Checked by
Size:	DWG NO			Revision: V111	
Date:		20. 5. 2013		Sheet 20 of 20	