

iMX6 Rex

Variant: Variant name not interpreted

28/04/2013
V1I1

PRELIMINARY

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	CPU - POWER	21	31
2	BLOCK DIAGRAM	12	CPU - UNUSED	22	32
3	CONNECTORS	13	ETHERNET PHY	23	33
4	CPU - DDR3, DDR3	14	FLASH, LED	24	34
5	CPU - SATA, PCIe	15	PWR 3V3, 1V375	25	35
6	CPU - HDMI, LVDS	16	PWR 2V5, 1V5	26	36
7	CPU - USB, ETHERNET	17	MECH	27	37
8	CPU - SPI, I2C, SD, MMC	18	POWER SEQUENCING	28	38
9	CPU - UART, AUDIO	19	DOC REVISION HISTORY	29	39
10	CPU - JTAG, CONTROL	20	30	40

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes .

DESIGN NOTE:
Example text for critical
design notes.

DESIGN NOTE:
Example text for cautionary
design notes.


LAYOUT NOTE:
Example text for critical
layout guidelines.

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTAL.. Do not distribute.	
Title: iMX6 Rex		Variant: Variant name not interpreted	
Page Contents: [01] - COVER PAGE.SchDoc		Checked by	
Size:	DWG NO		Revision: V1I1
Date:	28/04/2013	Sheet 1 of 20	

PAGES 15, 16



POWERS

The diagram shows three rectangular boxes, each labeled 'PMIC 1', 'PMIC 2', and 'PMIC 3' respectively, arranged vertically. Each box is connected to a common power source (represented by a circle) via a line. The power source is located to the left of the boxes.





CONNECTORS



BOARD TO BOARD CONNECTORS



CPU - DDR3, DDR3




CPU - SATA, PCIe




DESIGN NOTE:
SATA supported only by iMX6 dual and
quad processors

CPU - HDMI, LVDS

HDMI




LVDS




Title: iMX6 Rex				Variant: Variant name not interpreted			
Size: DWG NO				Revision: V111			
Date: 28/04/2013				Sheet 6 of 20			

CPU - USB, ETHERNET

ETHERNET




DESIGN NOTE:
Place C726 close to I.MX6.



DESIGN NOTE:
Place C726 close to I.MX6.

DESIGN NOTE: MM
Reset of ethernet moved to control sheet

USB




DESIGN NOTE: MM
USB will be supplied from source located on base board, controlled with power enable pins.


CONFIDENTIAL. Do not distribute.			
Title:		Variant: Variant name not interpreted	
Page Contents:		Checked by	
(c) 2013 FEDEVEL www.fedevel.com		Revision:	
Size:		DWG NO	
Date:		Revision:	
IMX6Q/2013		Sheet 7 of 20	

CPU - SPI, I2C, SD, MMC


SD-CARD



MMC-CARD




SPI FLASH, I2C




CPU - UART, AUDIO

UART



AUDIO



CPU - JTAG, CONTROL

CONTROL

DESIGN NOTE: MM
Added pullup for on/off pad
according to wandboard and sabre
lite.

DESIGN NOTE: MM
ON_OFF signal only on board to
board connector.

DESIGN NOTE: MM
Power control won't be used, tied
to VDD.

DESIGN NOTE:
Crystal 24MHz change to two lead version.

DESIGN NOTE:
R216 is required to correct a known 24MHz slow starting issue present on some
iMX6 part. Please refer to the i.MX6 Processor Errata, issue # ERR003745 for
more details.

DESIGN NOTE:
Per bulletin EB830, the i.MX6 processor may drive the 24 MHz
crystal up to 250 uW. Freescale recommends following the guidelines contained
in the bulletin.

DESIGN NOTE: MM
Boot only from eFuses. External boot configuration select won't be
placed.
Tampers won't be used. Test mode only for factoru use.

BOOT MODES:
00 Boot from fuses
01 Serial downloader
10 Boot from board settings
11 Reserved

RESET

DESIGN NOTE: MM
ResetIN from button and from jtag are tied together - if one of them is low, it take
signal RSTINn down.

DESIGN NOTE: POR MM
if reset input (from button, jtag) is low and watchdog also low, then AND gate
with open drain is in HighZ. If powers are OK, then POK_3V3 is pulled up -
MR_POR_Bn released and goes high. After 0.57s POR_Bn is released and
goes High.

DESIGN NOTE: MM
According to variant (or process of software development and testing) reset is
generated from POR (default) or with software from gpio pin (in next assembly).

JTAG

DESIGN NOTE: MM
On base board place remaining
pullups/ pulldown for jtag. Connect
power.

CPU - POWER

DESIGN NOTE: MM
VDDARM_IN pads and VDDOSC_IN pads are in wandboard and sabre file connected through bead. In ref design they this power rail are generated separately in pmic, so there isn't connection between them. Bead added.

DESIGN NOTE: MM
In other designs there are by VDDOSC_IN pins fewer capacitors. Couldn't we remove some of them?

DESIGN NOTE:
Diode D10 is required to correct a problem on a small number of iMX6 Dual/Lite parts in which VDDSNVS does not come up when VDDHIGH_IN is applied. A similar problem was corrected on iMX6Q TO1.2 processors. The diode is left populated for similarity across the Smart Device family of boards.

DESIGN NOTE: MM
Diode D10 will remain here?

MX6 power domains
under-BGA decoupling

DESIGN NOTE: MM
In other designs there are by +1V5_DDR pins fewer capacitors. Couldn't we remove some of them?

VDDARM_CAP_1
VDDARM_CAP_2
VDDARM_CAP_3
VDDARM_CAP_4
VDDARM_CAP_5
VDDARM_CAP_6
VDDARM_CAP_7
VDDARM_CAP_8

VDDARM23_CAP_1
VDDARM23_CAP_2
VDDARM23_CAP_3
VDDARM23_CAP_4
VDDARM23_CAP_5
VDDARM23_CAP_6
VDDARM23_CAP_7
VDDARM23_CAP_8

VDDSOC_CAP_1
VDDSOC_CAP_2
VDDSOC_CAP_3
VDDSOC_CAP_4
VDDSOC_CAP_5
VDDSOC_CAP_6
VDDSOC_CAP_7

VDDPU_CAP_1
VDDPU_CAP_2
VDDPU_CAP_3
VDDPU_CAP_4
VDDPU_CAP_5
VDDPU_CAP_6
VDDPU_CAP_7

VDD_CACHE_CAP

VDDHIGH_CAP_1
VDDHIGH_CAP_2

VDD_SNVS_CAP

NVCC_LCD

NVCC_CSI

NVCC_MIPI

NVCC_EIM0

NVCC_EIM1

NVCC_EIM2

NVCC_ENET

NVCC_GPIO

NVCC_PLL_OUT

NVCC_RGMII

NVCC_SD1

NVCC_SD2

NVCC_SD3

NVCC_NANDE

NVCC_JTAG

GPANAIO
FA_ANA
VDD_FA

GND_80
GND_81
GND_82
GND_83
GND_84
GND_85
GND_86
GND_87
GND_88
GND_89
GND_90
GND_91
GND_92
GND_93
GND_94
GND_95
GND_96
GND_97
GND_98
GND_99
GND_100
GND_101
GND_102
GND_103
GND_104
GND_105
GND_106
GND_107

DESIGN NOTE: MM
Connect GPANAIO, FA_ANA, VDD_FA rather to testpoints? In wandboard is tp connected to them.

DESIGN NOTE: MM
There is 3 different way to connect pin NVCC_PLL_OUT. Should be voltage divider (from wandboard) OK? It's within pins operate range.

DESIGN NOTE:
The VDDARM_CAP and VDDARM23_CAP rails have been optimized for use with the iMX6 Quad and iMX6 Dual/Lite processors. To achieve the lowest power mode (preventing internal leakage) when using the iMX6 Dual and the iMX6 Solo/Lite processors, VDDARM_CAP should be split from VDDARM23_CAP and the VDDARM23_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a Zero Ohm resistor between the VDDARM_CAP and VDDARM23_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and Dual/Lite processors and depopulate resistor when using Dual and Solo/Lite processors. When using Dual and Solo/Lite processors, depopulate the capacitors attached to VDDARM23_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the iMX6 Dual and Solo processors.

DESIGN NOTE: MM
According to above note there was added variants resistors to optimize schematic according to processor selection. Default version is for quad processors (caps _23_CAP aren't shorted).

LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM23_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.

DESIGN NOTE: MM
From pins VDDHIGH_CAP there is a possibility to supply other cpu block for peripherals. Since we have 2V5 power rail this option isn't used.

DESIGN NOTE: MM
MIPI connected to 3V3 on wandboard and sabre file

DESIGN NOTE: MM
MIPI connected to 3V3 on wandboard and sabre file


DESIGN NOTE: MM
Capacitors for NVCC_ENET

DESIGN NOTE: MM
Capacitors for NVCC_GPIO









DESIGN NOTE: MM
In other schematics then in ref design, there isn't place cap 22u for ethernet. Will be removed?

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	iMX6 Rex	Variant:	Variant name not interpreted
Page Contents:	[11] - CPU - POWER.SchDoc		Checked by
Size:	DWG NO	Revision:	V111
Date:	28/04/2013	Sheet	11 of 20

CPU - UNUSED PINS




ETHERNET PHY




(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title: iMX6 Rex		Variant: Variant name not interpreted	
Page Contents: [13] - ETHERNET PHY.SchDoc		Checked by	
Size:	DWG NO	Revision: VIII	
Date:	28/04/2013	Sheet	13 of 20

SPI FLASH, LED


SPI NOR FLASH




POWER LED




USER DEFINED LED




POWER +3.3V, +1.375V CON



POWER +2.5V, +1.5V CON



MECHANICAL



(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title: iMX6 Rex		Variant: Variant name not interpreted	
Page Contents: [17] - MECH.SchDoc		Checked by	
Size:	DWG NO		Revision: VIII
Date:	28/04/2013	Sheet 17 of	20

A

A

B



D

1

2

3

4

2

e


3

8


1	2	3	4	5	6	7	8	
<div>DOC: REVISION HISTORY</div>								

	1	2	3	4	5	6	7	8
A								
B								
C								
D								


Designator
[01] - COVER PAGE.SchDoc




Designator
[02] - BLOCK DIAGRAM.SchDoc




Designator
[03] - CONNECTORS.SchDoc




Designator
[04] - CPU - DDR3, DDR3.SchDoc




Designator
[05] - CPU - PCIE, SATA.SchDoc




Designator
[06] - CPU - HDMI, LVDS.SchDoc




Designator
[07] - CPU - USB, ETHERNET.SchDoc




Designator
[08] - CPU - SPI, I2C, SD, MMC.SchDoc




Designator
[09] - CPU - UART, AUDIO.SchDoc




Designator
[10] - CPU - JTAG, CONTROL.SchDoc




Designator
[11] - CPU - POWER.SchDoc




Designator
[12] - CPU - UNUSED.SchDoc




Designator
[13] - ETHERNET PHY.SchDoc




Designator
[14] - FLASH, LED.SchDoc




Designator
[15] - PWR 3V3, 1V375.SchDoc




Designator
[16] - PWR 2V5, 1V5.SchDoc




Designator
[17] - MECH.SchDoc



Designator
[18] - POWER SEQUENCING.SchDoc



Designator
[19] - DOC REVISION HISTORY.SchDoc



TEMPLATE NOTES

Set Project Parameters

- 1) Go to Project -> Project Options -> Parameters
- 2) Set Company, Project and VersionRevision

Mark Not Fitted Components as
NF

Net Class Example



Differential signal example

TITLE Examples (You can change the color to reflect your company color)

PAGE TITLE

Peripheral / Group of component title

Smaller Ttitle

Schematic Status Explanation

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.

(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTAL.. Do not distribute.	
Title:	iMX6 Rex	Variant: Variant name not interpreted	
Page Contents:	iMX6 Rex_V111 Project.SchDoc		Checked by
Size:	DWG NO		Revision: V111
Date:	28/04/2013	Sheet	20 of 20