iMX6 Rex

Variant: Variant name not interpreted

28/04/2013 V1I1

PRELIMINARY

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	CPU - POWER	21		31	
2	BLOCK DIAGRAM	12	CPU - UNUSED	22		32	
3	CONNECTORS	13	ETHERNET PHY	23		33	
4	CPU - DDR3, DDR3	14	FLASH, LED	24		34	
5	CPU - SATA, PCIe	15	PWR 3V3, 1V375	25		35	
6	CPU - HDMI, LVDS	16	PWR 2V5, 1V5	26		36	
7	CPU - USB, ETHERNET	17	MECH	27		37	
8	CPU - SPI, I2C, SD, MMC	18	POWER SEQUENCING	28		38	
9	CPU - UART, AUDIO	19	DOC REVISION HISTORY	29		39	
10	CPU - JTAG, CONTROL	20		30		40	

DESIGN CONSIDERATIONS


DESIGN NOTE: Example text for informational design notes .

DESIGN NOTE: Example text for cautionary design notes. DESIGN NOTE: Example text for critical

LAYOUT NOTE: Example text for critical layout guidelines.


(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTAL. Do not distribute.			
Title:	iMX6 Rex	Variant: Variant name not	interpreted		
Page Contents: [01] - COVER PAGE.SchDoc		Checked by			
Size:	DWG NO		Revision: V1I1		
Date:	28/04/2013	Sheet 1	of 20		


3 4 5 6



CONNECTORS

BOARD TO BOARD CONNECTORS





 (c) 2013 FEDEVEL www.fedevel.com
 CONFIDENTAL. Do not distribute.

 Title:
 iMX6 Rex
 Variant: Variant name not interpreted

 Page Contents:
 [03] - CONNECTORS.SchDoc
 Checked by

 Size:
 DWG NO
 Revision: V111

 Date:
 28/04/2013
 Sheet 3 of 20

5


6

7


8

CPU - DDR3, DDR3 Clock terminators: Place at end of route at each DDR pai R7_____10k AA17, AA18, AA18, AA18, AA19, DESIGN NOTE: MM C which bypass +1V5_DDR and gnd selected for 6V3 max IOTE: resistor RX3 is added to trace SDCKE0 in Rev B4 by soldering to an exi DESIGN NOTE: Using bit swapping for DATA bus to allow easy pcb routing. [04] - CPU - DDR3, DDR3.SchDoc Sheet 4 of 20

CPU - SATA, PCIe





SATA



(c) 2013 FEDEVEL www.fedevel.com CONFIDENTAL. Do not distribute [05] - CPU - PCIE, SATA.SchDoc

CPU - HDMI, LVDS







Sheet 6 of 20

CPU - USB, ETHERNET

ETHERNET




USB




CONFIDENTAL. Do not distribute Page Contents: [07] - CPU - USB, ETHERNET.SchDoc iMX62R/04/2013 Sheet 7 of 20

CPU - SPI, I2C, SD, MMC


SD-CARD



SPI FLASH, I2C



MMC-CARD



MCIMX6Q5EYM10AC

 (c) 2013 FEDEVEL www.fedevel.com
 CONFIDENTAL. Do not distribute.

 Title:
 iMX6 Rex
 Variant: Variant name not interpreted


 Page Contents:
 [08] - CPU - SPI, I2C, SD, MMC.SchDoc
 Checked by


 Size:
 DWG NO
 VIII


 Date:
 28/04/2013
 Sheet 8 of 20


CPU - UART, AUDIO

UART











CPU - UNUSED PINS





 CEIM_LBA>/IPUI_DII_PIN17/ECSP12_SS1/GPI02_I027/SRC_BOOT_CFG26/EPDC_DATA04
 4EIM_OB>/IPUI_DII_PIN07/ECSP12_MISO/GPI02_I025/EPDC_PWR_IRQ
 4EIM_CB2/IPUI_DII_PIN08/ECSP12_SS0/GPI02_I026/SRC_BOOT_CFG29/EPDC_DATA07
 4E22
 EIM_LBA
 4E24
 EIM_CB2
 <t | CEIM_ADDR16>/IPUI_DISP_CLK/IPUI_CSII_PIXCLK/GPI02_1022/SRC_BOOT_CFGG16/EPDC_DATA00 | CEIM_ADDR15>/IPUI_DISP_DATA12/IPUI_CSII_DATA12/GPI02_1022/SRC_BOOT_CFGG16/EPDC_DATA00 | CEIM_ADDR15>/IPUI_DISP_DATA12/IPUI_CSII_DATA12/GPI02_1021/SRC_BOOT_CFGG17/EPDC_PWR_CTR1.0 | CEIM_ADDR19>/IPUI_DISP_DATA13/IPUI_CSII_DATA13/GPI02_1020/SRC_BOOT_CFG18/EPDC_PWR_CTR1.0 | CEIM_ADDR19>/IPUI_DISP_DATA14/IPUI_CSII_DATA14/GPI02_1021/SRC_BOOT_CFG20/EPDC_PWR_CTR1.0 | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA16/GPI02_1018/SRC_BOOT_CFG20/EPDC_PWR_CTR1.0 | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA16/GPI02_1017/SRC_BOOT_CFG20/EPDC_PWR_CTR1.0 | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA16/GPI02_1017/SRC_BOOT_CFG20/EPDC_GPUS_CTR1.0 | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA16/GPI02_1016/SRC_BOOT_CFG20/EPDC_GDSP | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA18/IPUI_SISSG3/GPI06_1006/SRC_BOOT_CFG23/EPDC_GDSP | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA18/IPUI_SISSG3/GPI06_1006/SRC_BOOT_CFG23/EPDC_GDSP | CEIM_ADDR20>/IPUI_DISP_DATA16/IPUI_CSII_DATA19/IPUI_SISG3/GPI06_1006/SRC_BOOT_CFG23/EPDC_GDSP | CEIM_ADDR20>/IPUI_DISP_DATA19/IPUI_CSII_DATA19/IPUI_SISG3/GPI06_1006/SRC_BOOT_CFG23/EPDC_GDR.0 | CEIM_ADDR20>/IPUI_DISP_DATA19/IPUI_CSII_DATA19/IPUI_SISG3/GPI06_1006/SRC_BO <EIM_ADDR25>/ECSPI4_SSI/ECSPI2_RDY/IPU1_DI1_PIN12/IPU1_DI0_DI_CS/GPI05_IO02/HDMI_TX_CEC_LINE/EPDC_DATA15/EIM_ACLK_FREERUN EIM_DATA26/IPUI_DII_PIN11/IPUI_CSI0_DATA01/IPUI_CSI1_DATA14/UART2_TX_DATA/<GPIO3_1026>/IPUI_SISG2/IPUI_DISPI_DATA22/EPDC_SDOED
EIM_DATA27/IPUI_DII_PIN13/IPUI_CSI0_DATA00/IPUI_CSII_DATA13/UART2_RX_DATA/<GPIO3_1028>/IPUI_SISG3/IPUI_DISPI_DATA23/EPDC_SDOED
EIM_DATA28/IPUI_CSI0_DATA00/IPUI_CSII_DATA121/UART2_RX_DATA/<GPIO3_1028>/IPUI_EXT_RIGE/IPUI_DISPI_DATA23/EPDC_PWR_CTRISPIA/EPDC_PWR_CTRI EIM_DATA31/IPU1_DISP1_DATA20/IPU1_DI0_PIN12/IPU1_CSI0_DATA02/UART3_RTS_B/<GPIO3_IO31>/USB_H1_PWR/EPDC_SDCLK_P/EIM_ACLK_FREERUN EIM_EB2/ECSPI1_SS0/IPU1_CSI1_DATA19/HDMI_TX_DDC_SCL/<GPIO2_IO30>/12C2_SCL/SRC_BOOT_CFG30/EPDC_DATA05 <EIM_BCLK> / IPU1_D11_PIN16 / GPI06_IO31 / EPDC_SDCE9
<EIM_WAIT> / EIM_DTACK_B / GPI05_IO00 / SRC_BOOT_CFG25 <EIM_AD00>/IPU1_DISP1_DATA09/IPU1_CSI1_DATA09/GPIO3_IO00/SRC_BOOT_CFG00/EPDC_SDCLK_N | EIM_ADIO> / PU_I DISP_ DATA09 / IPU_CSI_ DATA09 / GPIO3_1000 / SRC_BOOT_CFG00 / EPDC_SDCLK_N | CEM_ADIO> / EIM_DADIO / EIM_DADIO / IPU_I DISP_ DATA08 / IPU_I CSI_ DATA09 / GPIO3_1000 / SRC_BOOT_CFG00 / EPDC_SDCLK_N | CEM_ADIO> / EIM_DADIO / IPU_I DISP_ DATA07 / IPU_CSI_ DATA07 / GPIO3_1002 / SRC_BOOT_CFG02 / EPDC_BDR0 | CEM_ADIO> / IPU_I DISP_ DATA07 / IPU_I CSI_ DATA07 / GPIO3_1002 / SRC_BOOT_CFG02 / EPDC_BDR0 | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA05 / GPIO3_1004 / SRC_BOOT_CFG03 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA05 / GPIO3_1004 / SRC_BOOT_CFG03 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA05 / GPIO3_1004 / SRC_BOOT_CFG05 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA05 / GPIO3_1006 / SRC_BOOT_CFG05 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA05 / GPIO3_1006 / SRC_BOOT_CFG05 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA05 / GPIO3_1006 / SRC_BOOT_CFG05 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA05 / IPU_I CSI_ DATA06 / GPIO3_1006 / SRC_BOOT_CFG05 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I CSI_ DATA06 / GPIO3_1006 / SRC_BOOT_CFG06 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I CSI_ DATA06 / GPIO3_1006 / SRC_BOOT_CFG06 / EPDC_SDCED | CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I CSI_ DATA06 / GPIO3_1006 / SRC_BOOT_CFG06 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I CSI_ JESTNC / GPIO3_1016 / SRC_BOOT_CFG06 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I CSI_ JESTNC / GPIO3_1016 / SRC_BOOT_CFG06 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I DISP_ DATA06 / GPIO3_1016 / SRC_BOOT_CFG16 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / IPU_I DISP_ DATA06 / GPIO3_1016 / SRC_BOOT_CFG16 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / GPIO3_1016 / SRC_BOOT_CFG16 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / GPIO3_1016 / SRC_BOOT_CFG16 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / GPIO3_1016 / SRC_BOOT_CFG16 / EPDC_DATA06 / CEM_ADIO> / IPU_I DISP_ DATA06 / GPIO3_1016 / MCIMX6O5EYM10A

> (c) 2013 FEDEVEL www.fedevel.com CONFIDENTAL. Do not distribut iMX6 Rex [12] - CPU - UNUSED.SchDoc Checked by 28/04/2013 Sheet 12 of 20

ETHERNET PHY







(c) 2013 FEDEVEL www.fedevel.com

Title: iMX6 Rex
Page Contents: [13] - ETHERNET PHY.SchDoc


CONFIDENTAL. Do not distribute

Sheet 13 of 20

Checked by


SPI FLASH, LED


SPI NOR FLASH




POWER LED


USER DEFINED LED







(c) 2013 FI	EDEVEL www.fedevel.com	CONFIDENTAL. Do not distribu			
Title:	iMX6 Rex	Variant: Variant name not interpreted Checked by			
Page Contents:	[14] - FLASH, LED.SchDoc				
Size:	DWG NO		Revision: V1I1		
Date:	28/04/2013	Sheet 14 of	20		








CPU - POWER SEQUENCING





(c) 2013 FI	(c) 2013 FEDEVEL www.fedevel.com		CONFIDENTAL. Do not distribute.			
Title:	iMX6 Rex	Variant: Variant nan	Variant: Variant name not interpreted			
Page Contents:	[18] - POWER SEQUE	NCING.SchDoc	oc Checked by			
Size:	DWG NO			Revision: V1I1		
Date:	28/04/2013	Sheet	18 of	20		

