iMX6 Rex Module

Variant: Variant name not interpreted

20. 5. 2013 V1I1

PRELIMINARY

| Page | Index | Page | Index | Page | Index | Page | Index |
|------|-------------------------|------|----------------------|------|---|------|---|
| 1 | COVER PAGE | 11 | CPU - POWER | 21 | • | 31 | • |
| 2 | BLOCK DIAGRAM | 12 | CPU - UNUSED | 22 | ••••• | 32 | ••••• |
| 3 | CONNECTORS | 13 | ETHERNET PHY | 23 | ••••• | 33 | ••••• |
| 4 | CPU - DDR3, DDR3 MEM | 14 | SPI FLASH, LEDS | 24 | ••••• | 34 | ••••• |
| 5 | CPU - SATA, PCIe | 15 | PWR 3V3, 1V375 | 25 | ••••• | 35 | •••••• |
| 6 | CPU - HDMI, LVDS | 16 | PWR 2V5, 1V5 | 26 | ••••• | 36 | •••••• |
| 7 | CPU - USB, ETHERNET | 17 | MECH | 27 | ••••• | 37 | ••••• |
| 8 | CPU - SPI, I2C, SD, MMC | 18 | POWER SEQUENCING | 28 | ••••• | 38 | ••••• |
| 9 | CPU - UART, AUDIO | 19 | DOC REVISION HISTORY | 29 | ••••• | 39 | •••••• |
| 10 | CPU - JTAG, CONTROL | 20 | ••••• | 30 | ••••• | 40 | ••••• |

DESIGN CONSIDERATIONS

DESIGN NOTE: Example text for informational design notes .

DESIGN NOTE: Example text for critical design notes.

DESIGN NOTE: Example text for cautionary design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.

Academy Program http://www.fedevel.com/academy/

(c) 2013 FEDEVEL www.fedevel.com CONFIDENTAL. Do not distribute.

Title: iMX6 Rex Module Variant:
Variant name not interpreted

Page Contents: [01] - COVER PAGE.SchDoc Checked by


Size: DWG NO Revision:
V1II

Date: 20. 5. 2013 Sheet 1 of 20


FEDEVEL

Hardware design courses

2 3 4 5 8




CONNECTORS






| (c) 2013 FED | DEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. | | | | | |
|----------------|--------------------------|--|--|--|--|--|--|
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted | | | | | |
| Page Contents: | [03] - CONNECTORS.SchDoc | Checked by | | | | | |
| Size: | DWG NO | Revision: V1I1 | | | | | |
| Date: | 20. 5. 2013 | Sheet 3 of 20 | | | | | |


CPU - DDR3, DDR3 MEM



CPU - SATA, PCIe




SATA






| (c) 2013 FE | EDEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. | | | | |
|---|------------------------|---------------------------------------|--|--|--|--|
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted | | | | |
| Page Contents: [05] - CPU - PCIE, SATA.SchDoc | | Checked by | | | | |
| Size: | DWG NO | Revision: V1I1 | | | | |
| Date: | 20. 5. 2013 | Sheet 5 of 20 | | | | |

CPU - HDMI, LVDS







| FE Aca | EDEVEL Idemy Program | Hardware design courses http://www.fedevel.com/academy/ |
|----------------|-------------------------|---|
| (c) 2013 FE | DEVEL www.fedevel.co | m CONFIDENTAL. Do not distribute. |
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted |
| Page Contents: | [06] - CPU - HDMI, L | /DS.SchDoc Checked by |
| Size: | DWG NO | Revision: V1I1 |

1 2 3 5

CPU - USB, ETHERNET








| FEDEVEL Academy Program | Hardware design courses http://www.fedevel.com/academy/ |
|---------------------------------|---|
| (c) 2013 FEDEVEL www.fedevel.co | m CONFIDENTAL. Do not distribute. |
| | Variant: |

| (c) 2013 FE | EDEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. |
|----------------|--|---------------------------------|
| Title: | Variant: Variant name not interpreted | |
| Page Contents: | hDoc Checked by | |
| Size: | DWG NO | Revision: V1I1 |
| Date: | 20. 5. 2013 | Sheet 7 of 20 |

CPU - SPI, I2C, SD, MMC











| (c) 2013 FE | EDEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. | | | |
|----------------|--|---------------------------------|--|--|--|
| Title: | Variant: Variant name not interpreted | | | | |
| Page Contents: | Page Contents: [08] - CPU - SPI, I2C, SD, MMC.SchDoc Che | | | | |
| Size: | DWG NO | Revision: V1I1 | | | |
| Date: | 20. 5. 2013 | Sheet 8 of 20 | | | |
| | | • | | | |

CPU - UART, AUDIO

UART








(c) 2013 FEDEVEL www.fedevel.com

Hardware design courses http://www.fedevel.com/academy/

CONFIDENTAL. Do not distribute.


| | | | * |
|----------------|---------------------------------|-----------|-------------------|
| Page Contents: | [09] - CPU - UART, AUDIO.SchDoc | (| Checked by |
| Size: | DWG NO | | Revision: V1I1 |
| Date: | 20. 5. 2013 | Sheet 9 o | of 20 |

CPU - JTAG, CONTROL






| (c) 2013 FE | EDEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. | | | | |
|---|---------------------------|---------------------------------|-------------------|--|--|--|
| Title: iMX6 Rex Module Variant: Variant name not interp | | | | | | |
| Page Contents: | [10] - CPU - JTAG, CONTRO | DL.SchDoc C | hecked by | | | |
| Size: | DWG NO | | Revision: V1I1 | | | |
| Date: | 20. 5. 2013 | Sheet 10 of | 20 | | | |




CPU - UNUSED PINS







| DEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. | | | | |
|----------------------------|---------------------------------------|--|--|--|--|
| iMX6 Rex Module | Variant: Variant name not interpreted | | | | |
| [12] - CPU - UNUSED.SchDoc | Checked by | | | | |
| DWG NO | Revision: V111 | | | | |
| 20. 5. 2013 | Sheet 12 of 20 | | | | |
| | [12] - CPU - UNUSED.SchDoc | | | | |

ETHERNETPHY










| (c) 2013 FEDEVEL www.fedevel.com CC | | | CONFIDENTAL. Do not distribute. | | | | |
|---|--|-------------|---------------------------------------|-------|----|----|-------------------|
| Title: iMX6 Rex Module | | | Variant: Variant name not interpreted | | | | |
| Page Contents: [13] - ETHERNET PHY.SchDoc | | Checked by | | | | | |
| Size: | | DWG NO | | | | | Revision: V1I1 |
| Date: | | 20. 5. 2013 | | Sheet | 13 | of | 20 |
| | | | • | | | | |


SPI FLASH, LED


SPI NOR FLASH



POWER LED

USER DEFINED LED









| (c) 2013 FEI | DEVEL www.fedevel.com | CONFIDENTAL. Do not distribute. | | | |
|----------------|-------------------------------|--|-------------------|--|--|
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted | | | |
| Page Contents: | [14] - SPI FLASH, LEDS.SchDoc | Che | ecked by | | |
| Size: | DWG NO | | Revision: V1I1 | | |
| Date: | 20. 5. 2013 | Sheet 14 of | 20 | | |

POWER +3.3V, +1.375V CON





| 4 | FEDEVEL | Н |
|---|-----------------|----|
| | Academy Program | ht |


(c) 2013 FEDEVEL www.fedevel.com

Hardware design courses http://www.fedevel.com/academy/

CONFIDENTAL. Do not distribute.

| Title: | iMX6 Rex Module | Variant: Variant name not inter | preted |
|----------------|------------------------------|------------------------------------|-------------------|
| Page Contents: | [15] - PWR 3V3, 1V375.SchDoc | Ch | ecked by |
| Size: | DWG NO | | Revision: V1I1 |
| Date: | 20. 5. 2013 | Sheet 15 of | 20 |


POWER +2.5V, +1.5V CON



| € F | EDEVEL ademy Program | Hardware design courses http://www.fedevel.com/academy/ |
|----------------|-------------------------|---|
| (c) 2013 F | EDEVEL www.fedevel.c | om CONFIDENTAL. Do not distribute. |
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted |
| Page Contents: | [16] - PWR 2V5, 1V5 | .SchDoc Checked by |
| Size: | DWG NO | Revision: V1I1 |

2 4 5

MECHANICAL











| (c) 2013 FEDEVEL www.fedevel.com | | CONFIDENTAL. Do not distribute. |
|----------------------------------|--------------------|---------------------------------------|
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted |
| Page Contents: | [17] - MECH.SchDoc | Checked by |
| Size: | DWG NO | Revision: V1I1 |
| Date: | 20. 5. 2013 | Sheet 17 of 20 |

CPU - POWER SEQUENCING







| (c) 2013 FI | EDEVEL www.fedevel.com | CONFIDENTAL. Do not distribute |
|----------------|-------------------------|---------------------------------------|
| Title: | iMX6 Rex Module | Variant: Variant name not interpreted |
| Page Contents: | [18] - POWER SEQUENCING | G.SchDoc Checked by |
| Size: | DWG NO | Revision: V1I1 |
| Date: | 20. 5. 2013 | Sheet 18 of 20 |
| | | |

