




Scalable Crash Consistency for Secure Persistent Memory

Ming Zhang, Yu Hua, Xuan Li, Hao Xu


Huazhong University of Science and Technology, China

Persistent Memory (PM)







Persistent Memory (PM)

































































































Data + counter + CMAC





State-of-The-Art

Design	Confidentiality	Integrity	Atomicity for a group of updates	Atomicity of data and its security metadata
SCA@HPCA'18	✓	×	\checkmark	Data + Counter
SuperMem@MICRO'19	✓	×	✓	Data + Counter



State-of-The-Art

Design	Confidentiality	Integrity	Atomicity for a group of updates	Atomicity of data and its security metadata
SCA@HPCA'18	✓	×	✓	Data + Counter
SuperMem@MICRO'19	✓	×	✓	Data + Counter

SCA@HPCA'18

- Write-back counter cache
- New primitives required
 - CounterAtomicity
 - counter_cache_writeback()
- → Limited portability





State-of-The-Art

Design	Confidentiality	Integrity		Atomicity of data and its security metadata
SCA@HPCA'18	✓	×	\checkmark	Data + Counter
SuperMem@MICRO'19	✓	×	✓	Data + Counter


SCA@HPCA'18

- Write-back counter cache
- New primitives required
 - CounterAtomicity
 - counter_cache_writeback()
- → Limited portability



SuperMem@MICRO'19

- Write-through counter cache
 - Application transparent → Good portability
- ➤ A register appends <data+counter> to write queue
- → Limited scalability




Secon: Security and crash consistency for PM

Goal


Design	Confidentiality	Integrity	Atomicity for a group of updates	Atomicity of data and its security metadata
SCA@HPCA'18	✓	×	\checkmark	Data + Counter
SuperMem@MICRO'19	✓	×	✓	Data + Counter
Our Secon	✓	✓	✓	Data + Counter + CMAC






- Scalable write-through security metadata cache
 - Move BMT update to the background
- Transaction-specific epoch persistency model
 - Minimize ordering constraints between logs and data
- Security metadata writereduction schemes
 - Mitigate the writes caused by counters and CMACs






- Scalable write-through security metadata cache
 - Move BMT update to the background
- Transaction-specific epoch persistency model
 - Minimize ordering constraints between logs and data
- Security metadata writereduction schemes
 - Mitigate the writes caused by counters and CMACs





- Scalable write-through security metadata cache
 - Move BMT update to the background
- Transaction-specific epoch persistency model
 - Minimize ordering constraints between logs and data
- Security metadata writereduction schemes
 - Mitigate the writes caused by counters and CMACs







- Scalable write-through security metadata cache
 - Move BMT update to the background
- Transaction-specific epoch persistency model
 - Minimize ordering constraints between logs and data
- Security metadata writereduction schemes
 - Mitigate the writes caused by counters and CMACs




- Insight: PM always has a consistent data view by logging
 - In the log region or data region
- Move BMT update to the background
 - Release the register early to process the next independent write request



- Insight: PM always has a consistent data view by logging
 - In the log region or data region
- Move BMT update to the background
 - Release the register early to process the next independent write request



- Insight: PM always has a consistent data view by logging
 - In the log region or data region
- Move BMT update to the background
 - Release the register early to process the next independent write request



- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)




- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)






- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)






- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)






- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)






- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)






- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)





- Guarantee the consistency between on-chip BMT root and off-chip counters after a crash
 - Pending BMT update queue (In MC)
 - Counter track bitmap (In ADR^[1] of MC)






Unnecessary ordering constraints

```
TX_BEGIN {
  Log (A)
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
  clwb (B)
  sfence
TX_COMMIT
```

A dynamic transaction^[1]






Unnecessary ordering constraints

```
TX_BEGIN {
  Log (A)
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
  clwb (B)
  sfence
TX_COMMIT
```

A dynamic transaction^[1]




Log (A) and Log (B) are independent, but ordered



Unnecessary ordering constraints

```
TX_BEGIN {
  Log (A)
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
  clwb (B)
  sfence
TX COMMIT
```

A dynamic transaction^[1]




- Log (A) and Log (B) are independent, but ordered
- Write (A) and Write (B) are independent, but ordered



Unnecessary ordering constraints

```
TX_BEGIN {
  Log (A)
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
  clwb (B)
  sfence
TX COMMIT
```

A dynamic transaction^[1]



- Log (A) and Log (B) are independent, but ordered
- Write (A) and Write (B) are independent, but ordered
- → LogB (or DataB) waits for the BMT updates of LogA (or DataA)



```
TX_BEGIN {
  Log (A)
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
                 epoch 2
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
                 epoch 3
  clwb (B)
  sfence
                epoch 4
TX COMMIT
```

A dynamic transaction

- A program is divided by memory barrier (e.g., sfence)
 - All writes in one epoch are persisted w/o order
 - Different epochs are persisted in order



```
TX_BEGIN {
  Log (A)
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
                 epoch 2
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
                 epoch 3
  clwb (B)
  sfence
                 epoch 4
TX COMMIT
```

A dynamic transaction

- A program is divided by memory barrier (e.g., sfence)
 - All writes in one epoch are persisted w/o order
 - Different epochs are persisted in order
- → Efficient in static transactions^[2] since only one barrier is needed



```
TX_BEGIN {
  Log (A)
                 epoch 1
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
                 epoch 2
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
                 epoch 3
  clwb (B)
  sfence
                epoch 4
TX COMMIT
```

A dynamic transaction


- A program is divided by memory barrier (e.g., sfence)
 - All writes in one epoch are persisted w/o order
 - Different epochs are persisted in order
- → Efficient in static transactions^[2] since only one barrier is needed
- → Inefficient in dynamic transactions due to many barriers



```
TX_BEGIN {
  Log (A)
                 epoch 1
  clwb (LogA)
  sfence
  Write (A)
  clwb (A)
                 epoch 2
  Log (B)
  clwb (LogB)
  sfence
  Write (B)
                epoch 3
  clwb (B)
  sfence
                epoch 4
TX COMMIT
```

A dynamic transaction

- A program is divided by memory barrier (e.g., sfence)
 - All writes in one epoch are persisted w/o order
 - Different epochs are persisted in order
- → Efficient in static transactions^[2] since only one barrier is needed
- → Inefficient in dynamic transactions due to many barriers






^[1] Memory persistency@ISCA'14

^[2] A transaction with pre-defined write set

Our Transaction-specific Epoch Persistency Model (TEP)




A dynamic transaction

- Paired epoch: Two adjacent epochs are paired
 - Writes in one pair are persisted in epoch order
 - Different pairs are persisted w/o order



Our Transaction-specific Epoch Persistency Model (TEP)




A dynamic transaction

- Paired epoch: Two adjacent epochs are paired
 - Writes in one pair are persisted in epoch order
 - Different pairs are persisted w/o order
- → Efficient in both static and dynamic transactions




Our Transaction-specific Epoch Persistency Model (TEP)




A dynamic transaction

- Paired epoch: Two adjacent epochs are paired
 - Writes in one pair are persisted in epoch order
 - Different pairs are persisted w/o order
- → Efficient in both static and dynamic transactions






Our Transaction-specific Epoch Persistency Model (TEP)



A dynamic transaction


- Paired epoch: Two adjacent epochs are paired
 - Writes in one pair are persisted in epoch order
 - Different pairs are persisted w/o order
- → Efficient in both static and dynamic transactions




→ Minimize ordering constraints



Implementations of TEP




A dynamic transaction





Security Metadata Write-Reduction Schemes

Co-locate log and counter




Write a minor-counter together with a log entry




Security Metadata Write-Reduction Schemes

Co-locate log and counter



Write a minor-counter together with a log entry



Exploit the spatial locality to merge BMT writes



Performance Evaluation


Model Secon using Gem5 and NVMain

Design	Description
WB	An ideal write-back scheme
WT	A write-through scheme
SuperMem	A write-optimized write- through scheme using our BMT coalescing
Secon	Our proposed schemes

Benchmark	Description
Array	Swap two random entries in an array
Queue	Enqueue/dequeue random entries in a queue
Btree	Insert/delete random nodes in a B-tree
Hash	Insert/delete random items in a hash table
RBtree	Insert/delete random nodes in a red-black tree
YCSB	Cloud benchmark. 100% update
TPCC	OLTP benchmark. Use the New-Order transaction




Transaction Latency




- Scalable security metadata cache
- Move BMT update to the background



Transaction Throughput




Improve throughput by 43% over SuperMem



Improve throughput by 19% over SuperMem



Write Traffic



- Reduce the number of writes
 - Log and counter co-locating
 - BMT block coalescing



Conclusion

- Security and crash consistency are important for persistent memory
- Existing approaches suffer from low scalability
- Our solution: Secon
 - Scalable write-through security metadata cache
 - Move BMT update to the background
 - Transaction-specific epoch persistency model
 - Minimize ordering constraints
 - Security metadata write-reduction schemes
 - Enhance endurance





Thanks! Q&A